EECS 247 Lecture 18: Data Converters- Track & Hold- ADC Design 2009 Page 1. EE247 Lecture 18
|
|
- Phillip Doyle
- 6 years ago
- Views:
Transcription
1 EE247 Lecture 8 ADC Converters Sampling (continued) Bottom-plate switching Track & hold T/H circuits T/H combined with summing/difference function T/H circuit incorporating gain & offset cancellation T/H aperture uncertainty ADC architectures and design Serial- slope type Successive approximation Flash ADC and its sources of error: comparator offset, sparkle code & meta-stability EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page EE247 Lecture 8 Administrative issues Midterm exam on Thurs. Nov. 5th o You can only bring one 8x paper with your own written notes (please do not photocopy) o No books, class or any other kind of handouts/notes, calculators, computers, PDA, cell phones... o Midterm includes material covered to end of lecture 4 EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 2
2 Avoiding Switch Charge Injection Bottom Plate Sampling φ D φ M V H V i Cs V O V L φ D φ M2 t Switches M2 opened slightly earlier compared to M Injected charge due to turning off M2 is constant since its GS voltage is constant & eliminated when used differentially Since C s bottom plate is already open when M is switched off: No signal dependant charge injected on C s EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 3 Flip-Around Track & Hold φ 2 φ S2A φ D φ D φ 2 v IN φ D C φ 2 S3 SA S2 v OUT φ S Concept based on bottomplate sampling v CM EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 4
3 Flip-Around T/H-Basic Operation φ high φ 2 φ S2A φ D φ D φ 2 v IN φ D SA C φ 2 S2 S3 Charging C vout Q φ =V IN xc φ S v CM Note: Opamp has to be stable in unity-gain configuration EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 5 Flip-Around T/H-Basic Operation φ 2 high φ 2 φ S2A φ D φ D φ 2 φ D C φ 2 S3 Holding v IN SA S2 v OUT φ S v CM Q φ2 =V OUT xc V OUT = V IN EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 6
4 Flip-Around T/H - Timing φ 2 S2A φ D φ φ D v IN φ D C φ 2 S3 φ 2 SA φ S S2 v CM vout S opens earlier than SA No resistive path from C bottom plate to Gnd charge can not change "Bottom Plate Sampling" EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 7 Charge Injection At the instant of transitioning from track to hold mode, some of the charge stored in sampling switch S is dumped onto C With "Bottom Plate Sampling", only charge injection component due to opening of S and is to first-order independent of v IN Only a dc offset is added. This dc offset can be removed with a differential architecture EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 8
5 Flip-Around T/H Constant switch V GS to minimize distortion φ 2 φ S2A φ D φ D φ 2 v IN φ D SA C φ 2 S2 S3 v OUT φ S v CM Note: Among all switches only SA & S2A experience full input voltage swing EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 9 Flip-Around T/H S is chosen to be an n-channel MOSFET Since it always switches the same voltage, it s onresistance, R S, is signal-independent (to first order) Choosing R S >> R SA minimizes the non-linear component of R = R SA + R S Typically, SA is a wide (much lower resistance than S) & constant V GS switch In practice size of SA is limited by the (nonlinear) S/D capacitance that also adds distortion If SA s resistance is negligible delay depends only on S resistance S resistance is independent of V IN error due to finite time-constant independent of V IN EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page
6 Differential Flip-Around T/H Choice of Sampling Switch Size C s =7pF THD simulated w/o sampling switch boosted clock -45dB THD simulated with sampling switch boosted clock (see graph) Ref: K. Vleugels et al, A 2.5-V Sigma Delta Modulator for Broadband Communications Applications IEEE JSSC, VOL. 36, NO. 2, DECEMBER 2, pp. 887 EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page Differential Flip-Around T/H S S2 Offset voltage associated with charge injection of S & S2 cancelled by differential nature of the circuit During input sampling phase amp outputs shorted together Ref: W. Yang, et al. A 3-V 34-mW 4-b 75-Msample/s CMOS ADC With 85-dB SFDR at Nyquist Input, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 2, DECEMBER 2 93 EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 2
7 Differential Flip-Around T/H Gain= Feedback factor= φ φ φ2 EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 3 Differential Flip-Around T/H Issues: Input Common-Mode Range.7V VCM=.5V V V V.5V.2V.3V.8V ΔV in-cm =-.5= -.5V ΔV in-cm =V out_com -V sig_com Drawback: Amplifier needs to have large input common-mode compliance EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 4
8 Input Common-Mode Cancellation Note: Shorting switch M3 added Ref: R. Yen, et al. A MOS Switched-Capacitor Instrumentation Amplifier, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. SC-7, NO. 6,, DECEMBER EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 5 Input Common-Mode Cancellation V+.2V V-.2V Track mode (φ high) V C =V I, V C2 =V I2 V o =V o2 = Hold mode (φ low) V o +V o2 = V o -V o2 = -(V I -V I2 )(C /(C +C 3 )) Input common-mode level removed EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 6
9 Switched-Capacitor Techniques Combining Track & Hold with Other Functions T/H + Charge redistribution amplifier T/H & Input difference amplifier T/H & summing amplifier Differential T/H combined with gain stage Differential T/H including offset cancellation EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 7 T/H + Charge Redistribution Amplifier Track mode: (S, S3 on S2 off) V C =V os V IN, V C2 = V o =V os EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 8
10 T/H + Charge Redistribution Amplifier Hold Mode 2 Hold/amplify mode (S, S3 off S2 on) Offset NOT cancelled, but not amplified Input-referred offset =(C 2 /C ) x V OS, & often C 2 <C EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 9 T/H & Input Difference Amplifier Sample mode: (S, S3 on S2 off) V C =V os V I, V C2 = V o =V os EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 2
11 Input Difference Amplifier Cont d Subtract/Amplify mode (S, S3 off S2 on) During previous phase: V C =V os V I, V C2 = V o =V os Offset NOT cancelled, but not amplified Input-referred offset =(C 2 /C )xv OS, & C 2 <C EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 2 T/H & Summing Amplifier EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 22
12 T/H & Summing Amplifier Cont d Sample mode (S, S3, S5 on S2, S4 off) V C =V os V I, V C2 =V os -V I3, V C3 = V o =V os EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 23 T/H & Summing Amplifier Cont d Amplify mode (S, S3, S5 off, S2, S4 on) 3 EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 24
13 Differential T/H Combined with Gain Stage Employs the previously discussed technique to eliminate the problem associated with high common-mode voltage excursion at the input of the opamp Ref: S. H. Lewis, et al., A Pipelined 5-Msample/s 9-bit Analog-to-Digital Converter IEEE JSSC, VOL. SC-22,NO. 6, DECEMBER 987 EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 25 Differential T/H Combined with Gain Stage φ High Ref: S. H. Lewis, et al., A Pipelined 5-Msample/s 9-bit Analog-to-Digital Converter IEEE JSSC, VOL. SC-22,NO. 6, DECEMBER 987 EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 26
14 Differential T/H Combined with Gain Stage Gain=4C/C=4 Input voltage common-mode level removed opamp can have low input common-mode compliance Amplifier offset NOT removed Ref: S. H. Lewis, et al., A Pipelined 5-Msample/s 9-bit Analog-to-Digital Converter IEEE JSSC, VOL. SC-22,NO. 6, DECEMBER 987 EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 27 Differential T/H Including Offset Cancellation Operation during offset cancellation phase shown Auxilary inputs added with A main /A aux.= During offset cancellation phase: Aux. amp configured in unity-gain mode: offset stored on C AZ & canceled during the signal acquisition phase Ref: H. Ohara, et al., "A CMOS programmable self-calibrating 3-bit eight-channel data acquisition peripheral," IEEE Journal of Solid-State Circuits, vol. 22, pp , December 987. EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 28
15 Differential T/H Including Offset Cancellation Operational Amplifier Operational amplifier dual input folded-cascode opamp M3,4 auxiliary input, M,2 main input To achieve / gain ratio W M3, 4 =/x W M,2 & current sources are scaled by / M5,6,7 common-mode control Output stage dual cascode high DC gain V out =g m,2 r o V in + g m3,4 r o V in2 Ref: H. Ohara, et al., "A CMOS programmable self-calibrating 3-bit eight-channel data acquisition peripheral," IEEE Journal of Solid-State Circuits, vol. 22, pp , December 987. EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 29 Differential T/H Including Offset Cancellation Phase + - (V INAZ+ -V INAZ- )= -g m,2 /g m3,4 V offset V offset During offset cancellation phase AZ and S closed main amplifier offset amplified by g m /g m2 & stored on C AZ Auxiliary amp chosen to have lower gain so that: Aux. amp charge injection associated with opening of switch AZ reduced by A aux /A main =/ Insignificant increase in power dissipation resulting from addition of aux. inputs Requires an extra auto-zero clock phase EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 3
16 V V CLK Track & Hold Aperture Time Error V CLK x V in +V TH V in M V O x V in C s x Time Transition from track to hold: Occurs when device turns fully off V CLK =V in +V TH Sharp fall-time wrt signal change no aperture error EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 3 V x V CLK x x Track & Hold Aperture Time Error V in +V TH V in Time Slow falling clock aperture error V in =A sin(2π f in t) ε= f in xax t fall /V CLK SDR= - 2logε -4[dB] (imperical see Ref.) Example: Nyquist rate -bit ADC & A=V CLK /4 SQNR=62dB for distortion due to aperture error < quant noise t fall < 2x -3 /f in Worst case: f in = f s /2 t fall < 4x -3 /f s e.g. f s =MHz, t fall <4psec Ref: P. J. Lim and B. A. Wooley, "A high-speed sample-and-hold technique using a Miller hold capacitance," IEEE Journal of Solid-State Circuits, vol. 26, pp , April 99. EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 32
17 Track & Hold Aperture Time Error Aperture error analysis applies to simple sampling network Bottom plate sampling minimizes aperture error Boosted clock reduces aperture error Clock edge fall/rise trade-off between switch charge injection versus aperture error Ref: P. J. Lim and B. A. Wooley, "A high-speed sample-and-hold technique using a Miller hold capacitance," IEEE Journal of Solid-State Circuits, vol. 26, pp , April 99. EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 33 ADC Architecture & Design EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 34
18 ADC Architectures Slope type converters Successive approximation Flash Time-interleaved / parallel converter Folding Residue type ADCs Two-step Pipeline Oversampled ADCs EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 35 Various ADC Architectures Resolution/Conversion Rate Resolution Oversampled & Serial Algorithmic e.g. Succ. Approx. Subranging e.g. Pipelined Folding & Interpolative Parallel & Time Interleaved Conversion Rate EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 36
19 Serial ADC Single Slope V Ramp Ramp Generator V Ramp V IN "" stop start B....B N.. Counter Clock Time Counter starts V Ramp = Counter stops counting for V IN =V Ramp EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 37 Serial ADC Single Slope V Ramp V IN Ramp Generator V Ramp V IN "" stop start B....B N.. Counter Clock T Time Note that dt is proportional to V IN Counter output proportional to T=nT clock Counter output proportional to V IN 2 N xt clock = V FS EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 38
20 Single Slope ADC Advantages: Low complexity & simple INL depends on ramp linearity & not component matching Inherently monotonic Disadvantages: Slow (2 N clock pulses for N-bit conversion) (e.g. N=6 f clock =MHz needs 65xμs=65ms/conversion) Hard to generate precise ramp required for high resolution ADCs Need to calibrate ramp slope versus V IN Better: Dual Slope, Multi-Slope EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 39 Serial ADC Dual Slope V IN V "" Integrator o -V REF Flip Flop Clock B..B N.. Counter & Timing First: V IN is integrated for a fixed time (2 N xt CLK ) V o = 2 N xt CLK V IN /τ intg Next: V o is de-integrated with V REF until V o = Counter output = 2 N V IN /V REF EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 4
21 Dual Slope ADC Slope α V IN Slope = Const. Integrate V in for fixed time (T INT ), de-integrate with V REF applied T De-Int ~ 2 Nx T CLK xv in /V REF Most laboratory DVMs use this type of ADC EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 4 Dual Slope ADC Advantage: Accuracy to st order independent of integrator time-constant and clock period Comparator offset referred to input is attenuated by integrator high DC gain Insensitive to most linear error sources DNL is a function of clock jitter Power line (6Hz) xtalk effect on reading can be canceled by: choosing conversion time multiple of /6Hz High accuracy achievable (6+bit) Disadvantage: Slow (maximum 2x2 N xt clk per conversion) Integrator opamp offset results in ADC offset (can cancel) Finite opamp gain gives rise to INL EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 42
22 Successive Approximation ADC SAR Algorithmic type ADC Based on binary search over DAC output Reset DAC Set DAC[MSB]= V IN T/H MSB Y V IN >V DAC? N MSB V REF DAC Set DAC[MSB-]= Control Logic Clock [MSB-] [LSB] Y Y V IN >V DAC?. V IN >V DAC? N [MSB-] N [LSB] DAC[Input]= ADC[Output] EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 43 Successive Approximation ADC Example: 6-bit ADC & V IN =5/8V REF V IN T/H V REF Control Logic Clock DAC + - 3/4 5/8 /2 V DAC /V REF /2 3/4 5/8 /6 2/32 4/64 V IN DAC Output Test MSB Test MSB- ADC Time / Clock Ticks High accuracy achievable (6+ Bits) Required N clock cycles for N-bit conversion (much faster than slope type) Moderate speed (highest SAR conversion rate 2Ms/sec & 8bits) EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 44
23 Example: SAR ADC Charge Redistribution Type S top Comparator 32C 6C 8C 4C 2C C C - Out b 4 (MSB) b 3 b 3 b 2 b b V in Control To Logic switches V REF V in Built with binary weighted capacitors, switches, comparator & control logic T/H inherent in DAC EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 45 Charge Redistribution Type SAR DAC Operation: MSB 32C 32C 32C -V in +V REF /2 32C - Comparator Out b 4 (MSB) V in Phase b 3 -b V REF b 4 (MSB) b 3 -b Phase 2 To switches Control Logic Operation starts by connecting all top plate to gnd and all bottom plates to V in To test the MSB all top plate are opened bottom plate of 32C connected to V REF & rest of bottom plates connected to ground input to comparator= -V in +V REF /2 Comparator is strobed to determine the polarity of input signal: If negative MSB=, else MSB= The process continues until all bits are determined EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 46
24 Example: SAR ADC Charge Redistribution Type reset C P -Comparator 32C 6C 8C 4C 2C C C Out b 4 (msb) b 3 b 3 b 2 b b V in Control Logic To switches V REF V in To st order parasitic (C p ) insensitive since top plate driven from initial to final by the global negative feedback Linearity is a function of accuracy of C ratios Possible to add a C ratio calibration cycle (see Ref.) Ref: H. Lee, D. A. Hodges, and P. R. Gray, "A self-calibrating 5 bit CMOS A/D converter," IEEE Journal of Solid-State Circuits, vol. 9, pp , December 984. EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 47 B-bit flash ADC: DAC generates all possible 2 B - levels Flash ADC V REF V IN f s 2 B - comparators compare V IN to DAC outputs Comparator output: If V DAC < V IN If V DAC > V IN Comparator outputs form thermometer code D A C B - B Encoder Digital Output Encoder converts thermometer to binary code Application example: 6-bit Flash ADC in Disk Drives with Gs/s conversion rate + - EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 48
25 Flash ADC Converter Example: 3-bit Conversion V IN V IN V REF V REF f s Thermometer code Encoder Binary B-bits T s Time EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 49 Flash Converter Characteristics Very fast: only clock cycle per conversion ½ clock cycle V IN & V DAC comparison ½ clock cycle 2 B - to B encoding High complexity: 2 B - comparators V IN V REF f s Encoder Input capacitance of 2 B - comparators connected to the input node: High input node Thermometer code B-bits EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 5
26 Flash Converter Example: 8-bit ADC Design Considerations 8-bit 255 comparators R/2 V REF V IN f s V REF =V LSB=4mV R DNL</2LSB Comparator input referred offset < 2mV R R. Encoder Digital Output Assuming close to % yield, 2mV =6σ offset σ offset <.33mV R R/2 EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 5 Flash ADC Converter Example: 8-bits ADC (continued) σ Offset <.33mV Let us assume in the technology used: Voffset-per-unit-sqrt(WxL)=3 mvx μ 3mV 2 V ffset = =.33mV W L= 83μ W L 2 2 Assuming: Cox = 9 ff/ μ CGS = CoxW L= 496 ff 3 Total max. input capacitance: = 26.5 pf! Issues: Si area quite large Large ADC input capacitance Since depending on input voltage level different number of comparator input transistors would be on/off- total input capacitance varies as input varies Nonlinear input capacitance could give rise to signal distortion Ref: M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, "Matching properties of MOS transistors," IEEE Journal of Solid-State Circuits, vol. 24, pp , October 989. EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 52
27 Flash ADC Converter Example (continued) Trade-offs: Allowing larger DNL e.g. LSB instead of.5lsb: Increases the maximum allowable input-referred offset voltage by a factor of 2 Decreases the required device WxL by a factor of 4 Reduces the input device area by a factor of 4 Reduces the input capacitance by a factor of 4! Reducing the ADC resolution by -bit Increases the maximum allowable input-referred offset voltage by a factor of 2 Decreases the required device WxL by a factor of 4 Reduces the input device area by a factor of 4 Reduce the input capacitance by a factor of 4 EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 53 Flash Converter Maximum Tolerable Comparator Offset versus ADC Resolution Assumption: DNL=.5LSB Note: Graph shows max. tolerable offset, note that depending on min acceptable yield, the derived offset numbers are associated with 2σ to 6σ offset voltage Maximum Comparator V offset [mv] 2 - V REF =2V V REF =V ADC Resolution EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 54
28 R/2 R R R R R/2 V REF. Flash Converter Sources of Error V IN f s Encoder Digital Output Comparator input: Offset Nonlinear input capacitance Feedthrough of input signal to reference ladder Kickback noise (disturbs reference) Signal dependent sampling time Comparator output: Sparkle codes ( ) Metastability EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 55 Typical Flash Output Encoder V DD Thermometer code -of-n code b3 b2 b b Binary B-bits Thermometer to Binary encoder ROM Thermometer code -of-n decoding Final encoding NOR ROM Ideally, for each code, only one ROM row is on b3 b2 b b Output EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 56
29 Sparkle Codes V DD Erroneous (comparator offset?) b3 b2 b b Correct Output: Problem: Two rows are on Erroneous Output: Up to ~ ½ FS error!! EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 57 Sparkle Tolerant Encoder Protects against a single sparkle. Possible to improve level of sparkle protection by increasing # of NAND gate inputs Ref: C. Mangelsdorf et al, A 4-MHz Flash Converter with Error Correction, JSSC February 99, pp EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 58
30 Meta-Stability X Different gates interpret metastable output X differently Correct output: Erroneous output: Solutions: Latches (high power) Gray encoding Ref: C. Portmann and T. Meng, Power-Efficient Metastability Error Reduction in CMOS Flash A/D Converters, JSSC August 996, pp EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 59 Gray Encoding Example: 3bit ADC Thermometer Code Gray Binary T 7 T 6 T 5 T 4 T 3 T 2 T G 3 G 2 G B 3 B 2 B G = T T + T T G G = T T = T Each T i affects only one G i Avoids disagreement of interpretation by multiple gates Protects also against sparkles Follow Gray encoder by (latch and) binary encoder EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 6
31 Voltage Comparators V DD V i+ V i- + - V out (Digital Output) Play an important role in majority of ADCs Function: Compare the instantaneous value of two analog signals & generate a digital output voltage based on the sign of the difference: If V i+ -V i- > V out = If V i+ -V i- < V out = EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 6 Voltage Comparator Architectures Comparator architectures: High gain amplifier with differential analog input & single-ended large swing output Output swing has to be compatible with driving digital logic circuits Open-loop amplification no frequency compensation required Precise gain not required Latched comparators; in response to a strobe (clock edge), input stage disabled & digital output stored in a latch till next strobe Two options for implementation : Latch-only comparator Low-gain preamplifier + high-sensitivity latch Sampled-data comparators T/H input Offset cancellation EECS 247 Lecture 8: Data Converters- Track & Hold- ADC Design 29 Page 62
Administrative. No office hour on Thurs. this week Instead, office hour 3 to 4pm on Wed.
Administrative No office hour on Thurs. this week Instead, office hour 3 to 4pm on Wed. EECS 247 Lecture 2 Nyquist Rate ADC: Architecture & Design 27 H.K. Page EE247 Lecture 2 ADC Converters Sampling (continued)
More informationSummary of Last Lecture
EE247 Lecture 2 ADC Converters (continued) Successive approximation ADCs (continued) Flash ADC Flash ADC sources of error Sparkle code Meta-stability Comparator design EECS 247 Lecture 2: Data Converters
More informationEE247 Lecture 20. Comparator architecture examples Flash ADC sources of error Sparkle code Meta-stability
EE247 Lecture 2 ADC Converters ADC architectures (continued) Comparator architectures Latched comparators Latched comparators incorporating preamplifier Sample-data comparators Offset cancellation Comparator
More informationAnalog-to-Digital i Converters
CSE 577 Spring 2011 Analog-to-Digital i Converters Jaehyun Lim, Kyusun Choi Department t of Computer Science and Engineering i The Pennsylvania State University ADC Glossary DNL (differential nonlinearity)
More informationCMOS ADC & DAC Principles
CMOS ADC & DAC Principles Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 201 Table of contents Definitions Digital-to-analog converters Resistive Capacitive
More informationHigh-Speed Analog to Digital Converters. ELCT 1003:High Speed ADCs
High-Speed Analog to Digital Converters Ann Kotkat Barbara Georgy Mahmoud Tantawi Ayman Sakr Heidi El-Feky Nourane Gamal 1 Outline Introduction. Process of ADC. ADC Specifications. Flash ADC. Pipelined
More informationTuesday, March 1st, 9:15 11:00. Snorre Aunet Nanoelectronics group Department of Informatics University of Oslo.
Nyquist Analog to Digital it Converters Tuesday, March 1st, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo 3.1 Introduction 3.1.1 DAC applications
More informationEE247 Lecture 15. EE247 Lecture 15
EE47 Lecture 5 Administrative issues Midterm exam postponed to Tues. Oct. 8th o You can only bring one 8x paper with your own written notes (please do not photocopy) o No books, class or any other kind
More informationFlash ADC (Part-I) Architecture & Challenges
project synopsis In The Name of Almighty Lec. 4: Flash ADC (PartI) Architecture & Challenges Lecturer: Samaneh Babayan Integrated Circuit Lab. Department of Computer Science & Engineering ImamReza University
More informationA Successive Approximation ADC based on a new Segmented DAC
A Successive Approximation ADC based on a new Segmented DAC segmented current-mode DAC successive approximation ADC bi-direction segmented current-mode DAC DAC INL 0.47 LSB DNL 0.154 LSB DAC 3V 8 2MS/s
More informationEE247 Lecture 24. EE247 Lecture 24
EE247 Lecture 24 Administrative EE247 Final exam: Date: Wed. Dec. 15 th Time: -12:30pm-3:30pm- Location: 289 Cory Closed book/course notes No calculators/cell phones/pdas/computers Bring one 8x11 paper
More informationAssoc. Prof. Dr. Burak Kelleci
DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING ANALOG-TO-DIGITAL AND DIGITAL- TO-ANALOG CONVERTERS Assoc. Prof. Dr. Burak Kelleci Fall 2018 OUTLINE Nyquist-Rate DAC Thermometer-Code Converter Hybrid
More informationThe need for Data Converters
The need for Data Converters ANALOG SIGNAL (Speech, Images, Sensors, Radar, etc.) PRE-PROCESSING (Filtering and analog to digital conversion) DIGITAL PROCESSOR (Microprocessor) POST-PROCESSING (Digital
More informationDesign of Pipeline Analog to Digital Converter
Design of Pipeline Analog to Digital Converter Vivek Tripathi, Chandrajit Debnath, Rakesh Malik STMicroelectronics The pipeline analog-to-digital converter (ADC) architecture is the most popular topology
More informationSummary of Last Lecture
EE47 Lecture 7 DAC Converters (continued) Dynamic element matching DAC reconstruction filter ADC Converters Sampling Sampling switch considerations Thermal noise due to switch resistance Sampling switch
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Final Exam EECS 247 H. Khorramabadi Tues., Dec. 14, 2010 FALL 2010 Name: SID: Total number of
More informationSummary Last Lecture
EE247 Lecture 23 Converters Techniques to reduce flash complexity Interpolating (continued) Folding Multi-Step s Two-Step flash Pipelined s EECS 247 Lecture 23: Data Converters 26 H.K. Page Summary Last
More informationAnalog to Digital Conversion
Analog to Digital Conversion Florian Erdinger Lehrstuhl für Schaltungstechnik und Simulation Technische Informatik der Uni Heidelberg VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg
More informationISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4
ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4 25.4 A 1.8V 14b 10MS/s Pipelined ADC in 0.18µm CMOS with 99dB SFDR Yun Chiu, Paul R. Gray, Borivoje Nikolic University of California, Berkeley,
More informationSummary Last Lecture
Interleaved ADCs EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations
More informationEE247 Lecture 26. This lecture is taped on Wed. Nov. 28 th due to conflict of regular class hours with a meeting
EE47 Lecture 6 This lecture is taped on Wed. Nov. 8 th due to conflict of regular class hours with a meeting Any questions regarding this lecture could be discussed during regular office hours or in class
More informationEE247 Lecture 14. EE247 Lecture 14
EE47 Lecture 14 Administrative issues Midterm exam postponed to Thurs. Nov. 5th o You can only bring one 8x11 paper with your own written notes (please do not photocopy) o No books, class or any other
More informationAnalog to Digital Converters (ADC) Rferences. Types of AD converters Direct (voltage comparison)
Analog to Digital Converters (ADC) Lecture 7 Rferences U. Tietze, Ch.Schenk, Electronics Circuits Handbook for Design and Applications, Springer,2010 Advertisement materials and Application notes of: Linear
More informationLow-Power Pipelined ADC Design for Wireless LANs
Low-Power Pipelined ADC Design for Wireless LANs J. Arias, D. Bisbal, J. San Pablo, L. Quintanilla, L. Enriquez, J. Vicente, J. Barbolla Dept. de Electricidad y Electrónica, E.T.S.I. de Telecomunicación,
More informationLecture 3 Switched-Capacitor Circuits Trevor Caldwell
Advanced Analog Circuits Lecture 3 Switched-Capacitor Circuits Trevor Caldwell trevor.caldwell@analog.com Lecture Plan Date Lecture (Wednesday 2-4pm) Reference Homework 2017-01-11 1 MOD1 & MOD2 ST 2, 3,
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative EE247 Final exam: Date: Mon. Dec. 18 th Time: 12:30pm-3:30pm Location: 241 Cory Hall Extra office hours: Thurs. Dec. 14 th, 10:30am-12pm Closed book/course notes No calculators/cell
More informationSummary Last Lecture
EE247 Lecture 23 Converters Techniques to reduce flash complexity Interpolating (continued) Folding Multi-Step s Two-Step flash Pipelined s EECS 247 Lecture 23: Data Converters 26 H.K. Page 1 Summary Last
More informationEE247 Lecture 16. EECS 247 Lecture 16: Data Converters- DAC Design & Intro. to ADCs 2009 Page 1
EE47 Lecture 6 D/A Converters (continued) Self calibration techniques Current copiers (last lecture) Dynamic element matching DAC reconstruction filter ADC Converters Sampling Sampling switch considerations
More informationOutline. Analog/Digital Conversion
Analog/Digital Conversion The real world is analog. Interfacing a microprocessor-based system to real-world devices often requires conversion between the microprocessor s digital representation of values
More informationFundamentals of Data Converters. DAVID KRESS Director of Technical Marketing
Fundamentals of Data Converters DAVID KRESS Director of Technical Marketing 9/14/2016 Analog to Electronic Signal Processing Sensor (INPUT) Amp Converter Digital Processor Actuator (OUTPUT) Amp Converter
More informationCMOS High Speed A/D Converter Architectures
CHAPTER 3 CMOS High Speed A/D Converter Architectures 3.1 Introduction In the previous chapter, basic key functions are examined with special emphasis on the power dissipation associated with its implementation.
More informationChapter 3 Novel Digital-to-Analog Converter with Gamma Correction for On-Panel Data Driver
Chapter 3 Novel Digital-to-Analog Converter with Gamma Correction for On-Panel Data Driver 3.1 INTRODUCTION As last chapter description, we know that there is a nonlinearity relationship between luminance
More informationChapter 13: Introduction to Switched- Capacitor Circuits
Chapter 13: Introduction to Switched- Capacitor Circuits 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4 Switched-Capacitor Integrator 13.5 Switched-Capacitor
More informationMixed-Signal-Electronics
1 Mixed-Signal-Electronics PD Dr.-Ing. Stephan Henzler 2 Chapter 6 Nyquist Rate Analog-to-Digital Converters 3 Pipelined ADC 2 4 High-Speed ADC: Pipeline Processing Stephan Henzler Advanced Integrated
More informationEE247 Lecture 17. EECS 247 Lecture 17: Data Converters 2006 H.K. Page 1. Summary of Last Lecture
EE47 Lecture 7 DAC Converters (continued) DAC dynamic non-idealities DAC design considerations Self calibration techniques Current copiers Dynamic element matching DAC reconstruction filter ADC Converters
More informationDeep-Submicron CMOS Design Methodology for High-Performance Low- Power Analog-to-Digital Converters
Deep-Submicron CMOS Design Methodology for High-Performance Low- Power Analog-to-Digital Converters Abstract In this paper, we present a complete design methodology for high-performance low-power Analog-to-Digital
More informationA 35 fj 10b 160 MS/s Pipelined- SAR ADC with Decoupled Flip- Around MDAC and Self- Embedded Offset Cancellation
Y. Zu, C.- H. Chan, S.- W. Sin, S.- P. U, R.P. Martins, F. Maloberti: "A 35 fj 10b 160 MS/s Pipelined-SAR ADC with Decoupled Flip-Around MDAC and Self- Embedded Offset Cancellation"; IEEE Asian Solid-
More informationEE247 Lecture 23. EECS 247 Lecture 23 Pipelined ADCs 2008 H.K. Page 1. Pipeline ADC Block Diagram DAC ADC. V res2. Stage 2 B 2.
EE247 Lecture 23 Pipelined ADCs (continued) Effect gain stage, sub-dac non-idealities on overall ADC performance Digital calibration (continued) Correction for inter-stage gain nonlinearity Implementation
More informationA Low-Power 6-b Integrating-Pipeline Hybrid Analog-to-Digital Converter
A Low-Power 6-b Integrating-Pipeline Hybrid Analog-to-Digital Converter Quentin Diduck, Martin Margala * Electrical and Computer Engineering Department 526 Computer Studies Bldg., PO Box 270231 University
More informationDigital to Analog Conversion. Data Acquisition
Digital to Analog Conversion (DAC) Digital to Analog Conversion Data Acquisition DACs or D/A converters are used to convert digital signals representing binary numbers into proportional analog voltages.
More informationAdvantages of Analog Representation. Varies continuously, like the property being measured. Represents continuous values. See Figure 12.
Analog Signals Signals that vary continuously throughout a defined range. Representative of many physical quantities, such as temperature and velocity. Usually a voltage or current level. Digital Signals
More informationA Unity Gain Fully-Differential 10bit and 40MSps Sample-And-Hold Amplifier in 0.18μm CMOS
A Unity Gain Fully-Differential 0bit and 40MSps Sample-And-Hold Amplifier in 0.8μm CMOS Sanaz Haddadian, and Rahele Hedayati Abstract A 0bit, 40 MSps, sample and hold, implemented in 0.8-μm CMOS technology
More information2. ADC Architectures and CMOS Circuits
/58 2. Architectures and CMOS Circuits Francesc Serra Graells francesc.serra.graells@uab.cat Departament de Microelectrònica i Sistemes Electrònics Universitat Autònoma de Barcelona paco.serra@imb-cnm.csic.es
More informationIN the design of the fine comparator for a CMOS two-step flash A/D converter, the main design issues are offset cancelation
JOURNAL OF STELLAR EE315 CIRCUITS 1 A 60-MHz 150-µV Fully-Differential Comparator Erik P. Anderson and Jonathan S. Daniels (Invited Paper) Abstract The overall performance of two-step flash A/D converters
More informationNPTEL. VLSI Data Conversion Circuits - Video course. Electronics & Communication Engineering.
NPTEL Syllabus VLSI Data Conversion Circuits - Video course COURSE OUTLINE This course covers the analysis and design of CMOS Analog-to-Digital and Digital-to-Analog Converters,with about 7 design assigments.
More informationINF4420 Switched capacitor circuits Outline
INF4420 Switched capacitor circuits Spring 2012 1 / 54 Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators 2 / 54 Introduction Discrete time analog
More informationThe Case for Oversampling
EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationAnalog-to-Digital Converters
EE47 Lecture 3 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationQuad 12-Bit Digital-to-Analog Converter (Serial Interface)
Quad 1-Bit Digital-to-Analog Converter (Serial Interface) FEATURES COMPLETE QUAD DAC INCLUDES INTERNAL REFERENCES AND OUTPUT AMPLIFIERS GUARANTEED SPECIFICATIONS OVER TEMPERATURE GUARANTEED MONOTONIC OVER
More informationAsynchronous SAR ADC: Past, Present and Beyond. Mike Shuo-Wei Chen University of Southern California MWSCAS 2014
Asynchronous SAR ADC: Past, Present and Beyond Mike Shuo-Wei Chen University of Southern California MWSCAS 2014 1 Roles of ADCs Responsibility of ADC is increasing more BW, more dynamic range Potentially
More informationA 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier
A 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier Hyunui Lee, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology, Japan Outline Background Body voltage controlled
More informationChapter 2 Signal Conditioning, Propagation, and Conversion
09/0 PHY 4330 Instrumentation I Chapter Signal Conditioning, Propagation, and Conversion. Amplification (Review of Op-amps) Reference: D. A. Bell, Operational Amplifiers Applications, Troubleshooting,
More informationEE247 Lecture 23. Advanced calibration techniques. Compensating inter-stage amplifier non-linearity Calibration via parallel & slow ADC
EE247 Lecture 23 Pipelined ADCs Combining the bits Stage implementation Circuits Noise budgeting Advanced calibration techniques Compensating inter-stage amplifier non-linearity Calibration via parallel
More informationINF4420. Switched capacitor circuits. Spring Jørgen Andreas Michaelsen
INF4420 Switched capacitor circuits Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators
More informationEE247 Lecture 22. Figures of merit (FOM) and trends for ADCs How to use/not use FOM. EECS 247 Lecture 22: Data Converters 2004 H. K.
EE247 Lecture 22 Pipelined ADCs Combining the bits Stage implementation Circuits Noise budgeting Figures of merit (FOM) and trends for ADCs How to use/not use FOM Oversampled ADCs EECS 247 Lecture 22:
More informationEliminate Pipeline Headaches with New 12-Bit 3Msps SAR ADC by Dave Thomas and William C. Rempfer
A new 12-bit 3Msps ADC brings new levels of performance and ease of use to high speed ADC applications. By raising the speed of the successive approximation (SAR) method to 3Msps, it eliminates the many
More informationCHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC
138 CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC 6.1 INTRODUCTION The Clock generator is a circuit that produces the timing or the clock signal for the operation in sequential circuits. The circuit
More informationThe Real World is Analog ADC are necessary to convert the real world signals (analog) into the digital form for easy processing. Digital Processing
Data Converters The Real World is Analog ADC are necessary to convert the real world signals (analog) into the digital form for easy processing ADC Digital Processing (Computer, DSP...) DAC Real World:
More informationAnalog I/O. ECE 153B Sensor & Peripheral Interface Design Winter 2016
Analog I/O ECE 153B Sensor & Peripheral Interface Design Introduction Anytime we need to monitor or control analog signals with a digital system, we require analogto-digital (ADC) and digital-to-analog
More information4 Bits 250MHz Sampling Rate CMOS Pipelined Analog-to-Digital Converter
4 Bits 250MHz Sampling Rate CMOS Pipelined Analog-to-Digital Converter Jinrong Wang B.Sc. Ningbo University Supervisor: dr.ir. Wouter A. Serdijn Submitted to The Faculty of Electrical Engineering, Mathematics
More informationDesign of an Assembly Line Structure ADC
Design of an Assembly Line Structure ADC Chen Hu 1, Feng Xie 1,Ming Yin 1 1 Department of Electronic Engineering, Naval University of Engineering, Wuhan, China Abstract This paper presents a circuit design
More informationAnalog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem
Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem A report Submitted to Canopus Systems Inc. Zuhail Sainudeen and Navid Yazdi Arizona State University July 2001 1. Overview
More information10. Chapter: A/D and D/A converter principles
Punčochář, Mohylová: TELO, Chapter 10: A/D and D/A converter principles 1 10. Chapter: A/D and D/A converter principles Time of study: 6 hours Goals: the student should be able to define basic principles
More informationA Low Power, 8-Bit, 5MS/s Digital to Analog Converter for Successive Approximation ADC
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) ISSN: 2319 4200, ISBN No. : 2319 4197 Volume 1, Issue 4 (Nov. - Dec. 2012), PP 42-46 A Low Power, 8-Bit, 5MS/s Digital to Analog Converter for Successive
More informationLinear Integrated Circuits
Linear Integrated Circuits Single Slope ADC Comparator checks input voltage with integrated reference voltage, V REF At the same time the number of clock cycles is being counted. When the integrator output
More informationLecture #6: Analog-to-Digital Converter
Lecture #6: Analog-to-Digital Converter All electrical signals in the real world are analog, and their waveforms are continuous in time. Since most signal processing is done digitally in discrete time,
More informationElectronics A/D and D/A converters
Electronics A/D and D/A converters Prof. Márta Rencz, Gábor Takács, Dr. György Bognár, Dr. Péter G. Szabó BME DED December 1, 2014 1 / 26 Introduction The world is analog, signal processing nowadays is
More informationAnalogue to Digital Conversion
Analogue to Digital Conversion Turns electrical input (voltage/current) into numeric value Parameters and requirements Resolution the granularity of the digital values Integral NonLinearity proportionality
More informationSelecting and Using High-Precision Digital-to-Analog Converters
Selecting and Using High-Precision Digital-to-Analog Converters Chad Steward DAC Design Section Leader Linear Technology Corporation Many applications, including precision instrumentation, industrial automation,
More informationSPT Bit, 250 MSPS A/D Converter with Demuxed Outputs
8-Bit, 250 MSPS A/D Converter with Demuxed Outputs Features TTL/CMOS/PECL input logic compatible High conversion rate: 250 MSPS Single +5V power supply Very low power dissipation: 425mW 350 MHz full power
More informationA 42 fj 8-bit 1.0-GS/s folding and interpolating ADC with 1 GHz signal bandwidth
LETTER IEICE Electronics Express, Vol.11, No.2, 1 9 A 42 fj 8-bit 1.0-GS/s folding and interpolating ADC with 1 GHz signal bandwidth Mingshuo Wang a), Fan Ye, Wei Li, and Junyan Ren b) State Key Laboratory
More informationIMPLEMENTING THE 10-BIT, 50MS/SEC PIPELINED ADC
98 CHAPTER 5 IMPLEMENTING THE 0-BIT, 50MS/SEC PIPELINED ADC 99 5.0 INTRODUCTION This chapter is devoted to describe the implementation of a 0-bit, 50MS/sec pipelined ADC with different stage resolutions
More informationL10: Analog Building Blocks (OpAmps,, A/D, D/A)
L10: Analog Building Blocks (OpAmps,, A/D, D/A) Acknowledgement: Materials in this lecture are courtesy of the following sources and are used with permission. Dave Wentzloff 1 Introduction to Operational
More informationWorking with ADCs, OAs and the MSP430
Working with ADCs, OAs and the MSP430 Bonnie Baker HPA Senior Applications Engineer Texas Instruments 2006 Texas Instruments Inc, Slide 1 Agenda An Overview of the MSP430 Data Acquisition System SAR Converters
More informationModulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies
A. Pena Perez, V.R. Gonzalez- Diaz, and F. Maloberti, ΣΔ Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies, IEEE Proceeding of Latin American Symposium on Circuits and Systems, Feb.
More informationA 2-bit/step SAR ADC structure with one radix-4 DAC
A 2-bit/step SAR ADC structure with one radix-4 DAC M. H. M. Larijani and M. B. Ghaznavi-Ghoushchi a) School of Engineering, Shahed University, Tehran, Iran a) ghaznavi@shahed.ac.ir Abstract: In this letter,
More informationINTEGRATED CIRCUITS. AN109 Microprocessor-compatible DACs Dec
INTEGRATED CIRCUITS 1988 Dec DAC products are designed to convert a digital code to an analog signal. Since a common source of digital signals is the data bus of a microprocessor, DAC circuits that are
More informationCHAPTER 3 DESIGN OF PIPELINED ADC USING SCS-CDS AND OP-AMP SHARING TECHNIQUE
CHAPTER 3 DESIGN OF PIPELINED ADC USING SCS-CDS AND OP-AMP SHARING TECHNIQUE 3.1 INTRODUCTION An ADC is a device which converts a continuous quantity into discrete digital signal. Among its types, pipelined
More informationISSN:
1391 DESIGN OF 9 BIT SAR ADC USING HIGH SPEED AND HIGH RESOLUTION OPEN LOOP CMOS COMPARATOR IN 180NM TECHNOLOGY WITH R-2R DAC TOPOLOGY AKHIL A 1, SUNIL JACOB 2 1 M.Tech Student, 2 Associate Professor,
More informationFinal Exam Spring 2012
1 EE 435 Final Exam Spring 2012 Name Instructions: This is an open-book, open-notes, open computer exam but no collaboration either personal or electronic with anyone except the course instructor is permitted.
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 Lecture 6: RX Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Lab 4 Prelab due now Exam
More informationEE 435. Lecture 40. ADC Design
EE 435 Lecture 40 AD Design Nyqyist Rate Usage Structures. Review from last lecture. 0 Resolution 6 SAR Pipeline 8 4 Flash K 0K 00K M 0M 00M G 0G Speed . Review from last lecture. SAR AD LK IN REF DA n
More informationHigh Speed Flash Analog to Digital Converters
ECE 551, Analog Integrated Circuit Design, High Speed Flash ADCs, Dec 2005 1 High Speed Flash Analog to Digital Converters Alireza Mahmoodi Abstract Flash analog-to-digital converters, also known as parallel
More informationA Multichannel Pipeline Analog-to-Digital Converter for an Integrated 3-D Ultrasound Imaging System
1266 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 7, JULY 2003 A Multichannel Pipeline Analog-to-Digital Converter for an Integrated 3-D Ultrasound Imaging System Kambiz Kaviani, Student Member,
More information+2.7V to +5.5V, Low-Power, Triple, Parallel 8-Bit DAC with Rail-to-Rail Voltage Outputs
19-1560; Rev 1; 7/05 +2.7V to +5.5V, Low-Power, Triple, Parallel General Description The parallel-input, voltage-output, triple 8-bit digital-to-analog converter (DAC) operates from a single +2.7V to +5.5V
More informationA 4 GSample/s 8-bit ADC in. Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California
A 4 GSample/s 8-bit ADC in 0.35 µm CMOS Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California 1 Outline Background Chip Architecture
More informationAnother way to implement a folding ADC
Another way to implement a folding ADC J. Van Valburg and R. van de Plassche, An 8-b 650 MHz Folding ADC, IEEE JSSC, vol 27, #12, pp. 1662-6, Dec 1992 Coupled Differential Pair J. Van Valburg and R. van
More informationSummary Last Lecture
EE47 Lecture 5 Pipelined ADCs (continued) How many bits per stage? Algorithmic ADCs utilizing pipeline structure Advanced background calibration techniques Oversampled ADCs Why oversampling? Pulse-count
More informationA 15.5 db, Wide Signal Swing, Dynamic Amplifier Using a Common- Mode Voltage Detection Technique
A 15.5 db, Wide Signal Swing, Dynamic Amplifier Using a Common- Mode Voltage Detection Technique James Lin, Masaya Miyahara and Akira Matsuzawa Tokyo Institute of Technology, Japan Matsuzawa & Okada Laḃ
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 5: Data Conversion ADC Background/Theory Examples Background Physical systems are typically analogue To apply digital signal processing, the analogue signal
More information8-Bit, high-speed, µp-compatible A/D converter with track/hold function ADC0820
8-Bit, high-speed, µp-compatible A/D converter with DESCRIPTION By using a half-flash conversion technique, the 8-bit CMOS A/D offers a 1.5µs conversion time while dissipating a maximum 75mW of power.
More informationAnalogue to Digital Conversion
Analogue to Digital Conversion Turns electrical input (voltage/current) into numeric value Parameters and requirements Resolution the granularity of the digital values Integral NonLinearity proportionality
More informationModeling and Implementation of A 6-Bit, 50MHz Pipelined ADC in CMOS
Master s Thesis Modeling and Implementation of A 6-Bit, 50MHz Pipelined ADC in CMOS Qazi Omar Farooq Department of Electrical and Information Technology, Faculty of Engineering, LTH, Lund University, 2016.
More informationMixed-Signal-Electronics
1 Mixed-Signal-Electronics PD Dr.-Ing. Stephan Henzler 2 Chapter 6 Nyquist Rate Analog-to-Digital Converters 3 Analog-to-Digital Converter Families Architecture Variant Speed Precision Counting Operation
More informationThe counterpart to a DAC is the ADC, which is generally a more complicated circuit. One of the most popular ADC circuit is the successive
1 The counterpart to a DAC is the ADC, which is generally a more complicated circuit. One of the most popular ADC circuit is the successive approximation converter. 2 3 The idea of sampling is fully covered
More informationUNIT III Data Acquisition & Microcontroller System. Mr. Manoj Rajale
UNIT III Data Acquisition & Microcontroller System Mr. Manoj Rajale Syllabus Interfacing of Sensors / Actuators to DAQ system, Bit width, Sampling theorem, Sampling Frequency, Aliasing, Sample and hold
More informationTUTORIAL 283 INL/DNL Measurements for High-Speed Analog-to- Digital Converters (ADCs)
Maxim > Design Support > Technical Documents > Tutorials > A/D and D/A Conversion/Sampling Circuits > APP 283 Maxim > Design Support > Technical Documents > Tutorials > High-Speed Signal Processing > APP
More informationA radiation tolerant, low-power cryogenic capable CCD readout system:
A radiation tolerant, low-power cryogenic capable CCD readout system: Enabling focal-plane mounted CCD read-out for ground or space applications with a pair of ASICs. Overview What do we want to read out
More informationAD9772A - Functional Block Diagram
F FEATURES single 3.0 V to 3.6 V supply 14-Bit DAC Resolution 160 MPS Input Data Rate 67.5 MHz Reconstruction Passband @ 160 MPS 74 dbc FDR @ 25 MHz 2 Interpolation Filter with High- or Low-Pass Response
More informationTwo- Path Band- Pass Σ- Δ Modulator with 40- MHz IF 72- db DR at 1- MHz Bandwidth Consuming 16 mw
I. Galdi, E. Bonizzoni, F. Maloberti, G. Manganaro, P. Malcovati: "Two-Path Band- Pass Σ-Δ Modulator with 40-MHz IF 72-dB DR at 1-MHz Bandwidth Consuming 16 mw"; 33rd European Solid State Circuits Conf.,
More information