EE247 Lecture 17. EECS 247 Lecture 17: Data Converters 2006 H.K. Page 1. Summary of Last Lecture
|
|
- Sabrina Burns
- 5 years ago
- Views:
Transcription
1 EE47 Lecture 7 DAC Converters (continued) DAC dynamic non-idealities DAC design considerations Self calibration techniques Current copiers Dynamic element matching DAC reconstruction filter ADC Converters Sampling Sampling switch induced distortion Sampling switch charge injection EECS 47 Lecture 7: Data Converters 006 H.K. Page Summary of Last Lecture D/A converters continued: Current based DACs-unit element versus binary weighted R-R type DACs Static performance Component matching-systematic & random errors Component variations Gaussian pdf INL for both unit-element and binary-weighted DACs σ DNL= σ ε x B/- DNL for unit-element σ DNL= σ ε DNL for binary-weight DAC: σ DNL= σ ε x B/ Practical aspects of current-switched DACs Segmented current-switched DACs EECS 47 Lecture 7: Data Converters 006 H.K. Page
2 DAC Dynamic Non-Idealities Finite settling time Linear settling issues: (e.g. RC time constants) Slew limited settling Spurious signal coupling Coupling of clock/control signals to the output via switches Timing error related glitches Control signal timing skews EECS 47 Lecture 7: Data Converters 006 H.K. Page 3 Dynamic DAC Error: Timing Glitch Consider binary weighted DAC transition 0 00 DAC output depends on timing Plot shows situation where the control signals for LSB & MSB LSB/MSBs on time LSB early, MSB late LSB late, MSB early Ideal Late Early Time EECS 47 Lecture 7: Data Converters 006 H.K. Page 4
3 Glitch Energy Glitch energy (worst case) proportional to: dt x B- dt error in timing & B- associated with half of the switches changing state LSB energy proportional to: T=/f s Need dt x B- << T or dt << -B+ T Examples: f s [MHz] B 6 0 dt [ps] << 488 <<.5 << EECS 47 Lecture 7: Data Converters 006 H.K. Page 5 DAC Dynamic Errors To suppress effect of non-idealities: Retiming of current source control signals Each current source has its own clocked latch incorporated in the current cell Minimization of latch clock skew by careful layout ensuring simultaneous change of bits To minimize control and clock feed through to the output via G-D of the switches Use of low-swing digital circuitry EECS 47 Lecture 7: Data Converters 006 H.K. Page 6
4 DAC Implementation Examples Untrimmed segmented T. Miki et al, An 80-MHz 8-bit CMOS D/A Converter, JSSC December 986, pp. 983 A. Van den Bosch et al, A -GSample/s Nyquist Current-Steering CMOS D/A Converter, JSSC March 00, pp. 35 Current copiers: D. W. J. Groeneveld et al, A Self-Calibration Technique for Monolithic High-Resolution D/A Converters, JSSC December 989, pp. 57 Dynamic element matching: R. J. van de Plassche, Dynamic Element Matching for High- Accuracy Monolithic D/A Converters, JSSC December 976, pp. 795 EECS 47 Lecture 7: Data Converters 006 H.K. Page 7 8x8 array μ tech., 5Vsupply 6+ segmented EECS 47 Lecture 7: Data Converters 006 H.K. Page 8
5 Two sources of systematic error: - Finite current source output resistance - Voltage drop due to finite ground bus resistance EECS 47 Lecture 7: Data Converters 006 H.K. Page 9 Current-Switched DACs in CMOS I = k( VGS V ) M th VGS = V M GS 4RI, V M GS = V M3 GS 7RI I M out VGS = V M4 GS 9RI, V M GS = V M5 GS 0RI M 4RI I k( VGS V ) M th I V = = DD VGS V M th I gm = M I M M I M 3 VGS V I M 4 3 I M 5 4 I 5 M th 4Rgm M I = I I ( 4Rgm ) M 7Rgm Rx4I Rx3I RxI RxI M I3 = I I ( 7Rgm ) M 9Rgm M I4 = I I ( 9Rgm ) Example: 5 unit element current sources M 0Rgm M I5 = I I ( 0Rgm ) M Assumption: RI is small compared to transistor gate overdrive Desirable to have gm small EECS 47 Lecture 7: Data Converters 006 H.K. Page 0
6 INL [LSB] Current-Switched DACs in CMOS Example: INL of 3-Bit unit element DAC Input Sequential current source switching Symmetrical current source switching Example: 7 unit element current source DAC- assume g m R=/00 If switching of current sources sequential ( ) INL= +0.5LSB If switching of current sources symmetrical ( ) INL = +0.09, LSB INL reduced by a factor of.6 EECS 47 Lecture 7: Data Converters 006 H.K. Page Current-Switched DACs in CMOS Example: DNL of 7 unit element DAC 0. DNL [LSB] Sequential current source switching Symmetrical current source switching Input Example: 7 unit element current source DAC- assume gamer=/00 If switching of current sources sequential ( ) DNL max = + 0.5LSB If switching of current sources symmetrical ( ) DNL max = + 0.5LSB DNL unchanged EECS 47 Lecture 7: Data Converters 006 H.K. Page
7 (5+5) More recent published DAC using symmetrical switching built in 0.35μ/3V analog/.9v digital, area x0 smaller compared to previous example EECS 47 Lecture 7: Data Converters 006 H.K. Page 3 Layout of Current sources -each current source made of 4 devices in parallel each located in one of the 4 quadrants Thermometer decoder used to convert incoming binary digital control for the 5 MSB bits Dummy decoder used on the LSB side to match the latency due to the MSB decoder EECS 47 Lecture 7: Data Converters 006 H.K. Page 4
8 Current source layout MSB current sources layout in the mid sections of the four quad LSB current sources on the periphery Two rows of dummy current sources added to create identical environment for devices in the center versus the ones on the outer sections EECS 47 Lecture 7: Data Converters 006 H.K. Page 5 Note that each current cell has its clocked latch and clock signal laid out to be close to its switch to ensure simultaneous switching of current sources Special attention paid to the final latch to have the cross point of the complementary switch control signal such that the two switches are not both turned off during transition EECS 47 Lecture 7: Data Converters 006 H.K. Page 6
9 Measured DNL/INL with current associated with the cells as a variable EECS 47 Lecture 7: Data Converters 006 H.K. Page 7 EECS 47 Lecture 7: Data Converters 006 H.K. Page 8
10 6bit DAC (6+0)- MSB DAC uses calibrated current sources I/ I/ Current Divider I EECS 47 Lecture 7: Data Converters 006 H.K. Page 9 EECS 47 Lecture 7: Data Converters 006 H.K. Page 0
11 Current Divider Accuracy Id+ I Id = di I = I I I d d d d d d W di d d L = dvth W + I d V GS V th L I/ I/ M M I Ideal Current Divider I/+dI d / M M I I/-dI d / Real Current Divider M& M mismatched Problem: Device mismatch could severely limit DAC accuracy EECS 47 Lecture 7: Data Converters 006 H.K. Page EECS 47 Lecture 7: Data Converters 006 H.K. Page
12 Dynamic Element Matching During Φ During Φ () I = I o +Δ () I = I o Δ ( ) ( ) () () I + I I = ( Δ ) + ( +Δ ) Io = Io I () = I o Δ () I = I o +Δ ( ) ( ) f clk I o / I o / I I / error Δ I o EECS 47 Lecture 7: Data Converters 006 H.K. Page 3 EECS 47 Lecture 7: Data Converters 006 H.K. Page 4
13 Dynamic Element Matching () () I = Io( + Δ) I = Io( Δ) () () I = I ( Δ ) I = I ( + Δ ) During Φ During Φ I I I o / o /4 o /4 o o f clk I 3 I 4 I I () 3 = = I () I 4 o ( + Δ ) ( + Δ )( + Δ ) I () 3 = = I () I 4 o ( Δ ) ( Δ )( Δ ) / error Δ I 3 () I3 + I = Io = 4 Io = 4 () 3 ( + Δ )( + Δ ) + ( Δ )( Δ ) ( + Δ Δ ) f clk I / error Δ E.g. Δ = Δ = % matching error is (%) = 0.0% I o EECS 47 Lecture 7: Data Converters 006 H.K. Page 5 Bipolar -bit DAC using dynamic element matching built in 976 Element matching clock frequency 00kHz INL <0.5LSB! EECS 47 Lecture 7: Data Converters 006 H.K. Page 6
14 DAC In the Big Picture Analog Input Learned to build DACs Convert the incoming digital signal to analog DAC output staircase form Some applications require filtering of DAC output reconstruction filter Analog Preprocessing A/D Conversion DSP D/A Conversion Analog Post processing Analog Output Anti-Aliasing Filter Sampling +Quantization "Bits to Staircase" Reconstruction Filter EECS 47 Lecture 7: Data Converters 006 H.K. Page 7 DAC Reconstruction Filter Need for and requirements depend on application Tasks: Correct for sinc droop Remove aliases (stair-case approximation) DAC Input sinc DAC Output B f s / x x Frequency x 0 6 EECS 47 Lecture 7: Data Converters 006 H.K. Page 8
15 Reconstruction Filter Options Digital Filter DAC SC Filter CT Filter Digital and SC filter possible only in combination with oversampling (signal bandwidth B << f s /) Digital filter Band limits the input signal prevent aliasing Could also provide high-frequency pre-emphasis to compensate in-band sinc amplitude droop associated with the inherent DAC S/H function EECS 47 Lecture 7: Data Converters 006 H.K. Page 9 DAC Reconstruction Filter Example: Voice-Band CODEC Receive Path f s = 04kHz f s = 8kHz f s = 8kHz f s = 8kHz f s = 8kHz f s = 8kHz f s = 8kHz f s = 8kHz f s = 8kHz Ref: D. Senderowicz et. al, A Family of Differential NMOS Analog Circuits for PCM Codec Filter Chip, IEEE Journal of Solid-State Circuits, Vol.-SC-7, No. 6, pp.04-03, Dec. 98. EECS 47 Lecture 7: Data Converters 006 H.K. Page 30
16 Summary D/A Converter D/A architecture Unit element complexity proportional to B - excellent DNL Binary weighted- complexity proportional to B- poor DNL Segmented- unit element MSB(B )+ binary weighted LSB(B ) complexity proportional ( B -) + B DNL compromise between the two Static performance Component matching Dynamic performance Time constants, Glitches DAC improvement techniques Symmetrical switching rather than sequential switching Current source self calibration Dynamic element matching Depending of the application, reconstruction filter may be needed EECS 47 Lecture 7: Data Converters 006 H.K. Page 3 Re-Cap Analog Input ADC Converters: Need to build circuits that "sample Need to build circuits for amplitude quantization Analog Preprocessing A/D Conversion DSP D/A Conversion Analog Post processing Analog Output Anti-Aliasing Filter Sampling +Quantization "Bits to Staircase" Reconstruction Filter EECS 47 Lecture 7: Data Converters 006 H.K. Page 3
17 MOS Sampling Circuits EECS 47 Lecture 7: Data Converters 006 H.K. Page 33 Ideal Sampling In an ideal world, zero resistance sampling switches would close for the briefest instant to sample a continuous voltage v IN onto the capacitor C v IN φ S C v OUT Output Dirac-like pulses with amplitude equal to V IN at the time of sampling φ In practice not realizable! T=/f S EECS 47 Lecture 7: Data Converters 006 H.K. Page 34
18 Ideal T/H Sampling φ v IN S C v OUT φ T=/f S V out tracks input when switch is closed Grab exact value of V in when switch opens "Track and Hold" (T/H) (often called Sample & Hold!) EECS 47 Lecture 7: Data Converters 006 H.K. Page 35 Ideal T/H Sampling Continuous Time time T/H signal (Sampled-Data Signal) Clock Discrete-Time Signal EECS 47 Lecture 7: Data Converters 006 H.K. Page 36
19 Practical Sampling Issues φ v IN M C v OUT Switch induced noise power due to M finite channel resistance Finite R sw limited bandwidth finite acquisition time R sw = f(v in ) distortion Switch charge injection & clock feedthrough Clock jitter EECS 47 Lecture 7: Data Converters 006 H.K. Page 37 kt/c Noise φ 4kTRΔf v IN M C v OUT v IN R S C v OUT Switch resistance & sampling capacitor form a low-pass filter Noise associated with the switch resistance results in Total noise variance= the output (see noise analysis in Lecture ) In high resolution ADCs kt/c noise often dominates overall error (power dissipation considerations). EECS 47 Lecture 7: Data Converters 006 H.K. Page 38
20 Sampling Network kt/c Noise For ADCs usually sampling capacitor size is chosen based on having thermal noise smaller or equal to quantization noise: B k BT Δ C kbt C VFS Required C min as a Function of ADC Resolution B C min (V FS = V) pf 0.8 pf 3 pf 06 pf 5,800 pf For high resolution ADCs oversampling results in reduction of required value for C (will cover in oversampled converter lectures) EECS 47 Lecture 7: Data Converters 006 H.K. Page 39 Acquisition Bandwidth The resistance R of switch S turns the sampling network into a lowpass filter with finite time constant: τ = RC v IN R φ S C v OUT Assuming V in is constant during the sampling period and C is initially discharged v out ( t) = v in t /τ ( e ) EECS 47 Lecture 7: Data Converters 006 H.K. Page 40
21 Switch On-Resistance Vin Vout t = <<Δ fs fsτ in V e Worst Case: Vin = V T τ << ln B ( ) FS R << fcln s << Δ B ( ) v IN φ R φ S C v OUT Example: B = 4, C = 3pF, f s = 00MHz T/τ >> 9.4, R << 40Ω T=/f S EECS 47 Lecture 7: Data Converters 006 H.K. Page 4 Switch On-Resistance Switch MOS operating in triode mode: W VDS di IDtriode ( ) = μcox VGS VTH VDS, L R dv D( triode) ON DS V 0 DS R R ON ON = = W W μc V V C V V V L L ( ) μ ( ) ox GS th ox DD th in for Ro = W μc V V L Ro = Vin V V DD th ( ) ox DD th EECS 47 Lecture 7: Data Converters 006 H.K. Page 4
22 Sampling Distortion Simulated 0bit ADC & T/τ = 0 V DD V th = V V FS = V Sampling Switch modeled: v out v in = e τ T V in VDD V th Results in HD=-4dBFS & HD3=-5.4dBFS EECS 47 Lecture 7: Data Converters 006 H.K. Page 43 Doubling sampling time (or ½ time constant) Results in: HD improved from -4dBFS to -70dBFS ~30dB HD3 improved from - 5.4dBFS to -76.3dBFS ~5dB Sampling Distortion Allowing enough time for the sampling network settling Reduces distortion due to switch R non-linear behavior 0bit ADC T/τ = 0 V DD V th = V V FS = V EECS 47 Lecture 7: Data Converters 006 H.K. Page 44
23 Sampling Distortion SFDR sensitive to sampling distortion Solutions: Overdesign Larger switches Increased switch charge injection Increased switch drain & source C Complementary switch Maximize V DD /V FS Decreased dynamic range Constant V GS f(v in ) 0bit ADC T/τ = 0 V DD V th = V V FS = V EECS 47 Lecture 7: Data Converters 006 H.K. Page 45 kt/c noise B C kbt VFS Sampling Practical Considerations Finite R sw limited bandwidth R << fcln s B ( ) g sw = f(v in ) distortion Vin W g = g for g μc V V VDD V = th L ( ) ON o o ox DD th Switch charge injection Clock jitter v IN φ M v OUT C EECS 47 Lecture 7: Data Converters 006 H.K. Page 46
24 Sampling Distortion Effect of Supply Voltage 0bit ADC & T/τ = 0 V DD V th = V V FS = V Effect of lower supply voltage on sampling distortion HD3 increases by (V DD /V DD ) HD increases by (V DD /V DD ) 0bit ADC & T/τ = 0 V DD V th = 4V V FS = V EECS 47 Lecture 7: Data Converters 006 H.K. Page 47 Sampling Distortion SFDR sensitive to sampling distortion - improve linearity by: Larger VDD Higher sampling bandwidth Solutions: Overdesign Larger switches Increased switch charge injection Increased nonlinear S &D junction cap. Maximize VDD/VFS Decreased dynamic range if VDD const. Complementary switch Constant & max. V GS f(v in ) 0bit ADC T/τ = 0 V DD V th = V V FS = V EECS 47 Lecture 7: Data Converters 006 H.K. Page 48
25 kt/c noise B C kbt VFS R << fcln Practical Sampling Summary So Far! Finite R sw limited bandwidth s B ( ) g sw = f(v in ) distortion Vin W g = g for g μc V V VDD V = th L ( ) ON o o ox DD th Switch charge injection Clock jitter v IN φ M v OUT C EECS 47 Lecture 7: Data Converters 006 H.K. Page 49 Complementary Switch φ g o g n o g o T =g on + g o p φ B g o p φ φ B Complementary n & p switch advantages: Increases the overall conductance Linearize the switch conductance for the range Vtp< Vin <Vdd-Vtn EECS 47 Lecture 7: Data Converters 006 H.K. Page 50
26 Complementary Switch φ g o g n o g o T =g on + g o p φ B g o p φ φ B Complementary n & p switch advantages: Increase in the overall conductance Linearize the switch conductance for the range V thp < Vin < Vdd - V thn EECS 47 Lecture 7: Data Converters 006 H.K. Page 5 Complementary Switch Issues Supply Voltage Evolution Supply voltage scales down with technology scaling Threshold voltages do not scale accordingly Ref: A. Abo et al, A.5-V, 0-bit, 4.3-MS/s CMOS Pipeline Analog-to-Digital Converter, JSSC May 999, pp EECS 47 Lecture 7: Data Converters 006 H.K. Page 5
27 Complementary Switch Effect of Supply Voltage Scaling g effective g o n g o T =go n + g o p φ g o p φ B φ φ B As supply voltage scales down input voltage range for constant g o shrinks Complementary switch not effective when V DD becomes comparable to V th EECS 47 Lecture 7: Data Converters 006 H.K. Page 53 Boosted & Constant V GS Sampling V GS =const. OFF ON Gate voltage V GS =low Device off Beware of signal feedthrough due to parasitic capacitors Increase gate overdrive voltage as much as possible + keep V GS constant Switch overdrive voltage independent of signal level Error due to finite R ON linear (to st order) Lower R on lower time constant EECS 47 Lecture 7: Data Converters 006 H.K. Page 54
28 Constant V GS Sampling (= the switch input terminal) EECS 47 Lecture 7: Data Converters 006 H.K. Page 55 Constant V GS Sampling Circuit VDD=3V P_N M M M3 M8 M6 VP 00ns P C PB C C3 M P M4 M5 M9 VS.5V MHz Va Vg M Vb Chold Sampling switch & C This Example: All device sizes:0μ/0.35μ All capacitor size: pf (except for Chold) EECS 47 Lecture 7: Data Converters 006 H.K. Page 56
29 VDD=0 3V M 0ff C PB 0 3V Clock Voltage Doubler C 0 0 M Saturation mode 0 3V 0 (3V-V th M ) M Triode VDD=3V M off 3V 0 3V (3V-V th M ) (6V-V th M ) Acquire charge C C PB 3V 0 0 3V P P VP 0 3V VP 3V 0 a) Start up b) Next clock phase EECS 47 Lecture 7: Data Converters 006 H.K. Page 57 Clock Voltage Doubler M 0ff 3V ~6V VDD=3V C PB 0 3V M 3V 0 M Triode (6V-V M th ) (3V-V M th ) ~ 3V Acquires C charge Both C & C charged to VDD after one clock cycle P VP 0 3V c) Next clock phase EECS 47 Lecture 7: Data Converters 006 H.K. Page 58
30 Clock Voltage Doubler VDD=3V VDD M M P_Boost R R VDD C C PB P 0 VP Clock period: 00ns *R & R=GOhm dummy resistors added for simulation only EECS 47 Lecture 7: Data Converters 006 H.K. Page 59 Constant V GS Sampler: Φ LOW VDD=3V ~ VDD (boosted clock) M3 Triode OFF VDD C3 M4 Sampling switch M is OFF VDD M Triode Input voltage source OFF M OFF VS.5V MHz Chold pf Device OFF C3 charged to VDD EECS 47 Lecture 7: Data Converters 006 H.K. Page 60
31 Constant V GS Sampler: Φ HIGH M8 C3 previously charged to VDD VDD C3 pf M9 VS.5V MHz M Chold pf M8 & M9 are on: C3 across G-S of M M on with constant VGS = VDD EECS 47 Lecture 7: Data Converters 006 H.K. Page 6 Constant V GS Sampling Input Switch V Gate Chold Signal Input Signal EECS 47 Lecture 7: Data Converters 006 H.K. Page 6
32 Complete Circuit Clock Multiplier M7 & M3 for reliability Remaining issues: -V GS constant only for V in <V out -Nonlinearity due to Vth dependence of Mon bodysource voltage Ref: A. Abo et al, A.5-V, 0-bit, 4.3-MS/s CMOS Pipeline Analog-to-Digital Converter, JSSC May 999, pp Switch EECS 47 Lecture 7: Data Converters 006 H.K. Page 63 Constant Conductance Switch Ref: H. Pan et al., "A 3.3-V -b 50-MS/s A/D converter in 0.6um CMOS with over 80-dB SFDR," IEEE J. Solid-State Circuits, pp , Dec. 000 EECS 47 Lecture 7: Data Converters 006 H.K. Page 64
33 Constant Conductance Switch OFF Ref: H. Pan et al., "A 3.3-V -b 50-MS/s A/D converter in 0.6um CMOS with over 80-dB SFDR," IEEE J. Solid-State Circuits, pp , Dec. 000 EECS 47 Lecture 7: Data Converters 006 H.K. Page 65 Constant Conductance Switch M Constant current constant g ds M replica of M & same VGS as M M also constant g ds ON * Note: Authors report a requirement of 80MHz GBW for the opamp for bit 50Ms/s ADC Ref: H. Pan et al., "A 3.3-V -b 50-MS/s A/D converter in 0.6um CMOS with over 80-dB SFDR," IEEE J. Solid-State Circuits, pp , Dec. 000 EECS 47 Lecture 7: Data Converters 006 H.K. Page 66
34 Advanced Clock Boosting Technique Ref: M. Waltari et al., "A self-calibrated pipeline ADC with 00MHz IFsampling frontend," ISSCC 00, Dig. Tech. Papers, pp. 34 Sampling Switch EECS 47 Lecture 7: Data Converters 006 H.K. Page 67 Advanced Clock Boosting Technique clk low Sampling Switch clk low Capacitors Ca & Cb charged to VDD MS off Hold mode EECS 47 Lecture 7: Data Converters 006 H.K. Page 68
35 Advanced Clock Boosting Technique clk high Sampling Switch clk high Top plate of Ca & Cb connected to gate of sampling switch Bottom plate of Ca connected to V IN Bottom plate of Cb connected to V OUT VGS & VGD of MS VDD & ac signal on G of MS average of V IN & V OUT EECS 47 Lecture 7: Data Converters 006 H.K. Page 69 Advanced Clock Boosting Technique Ref: M. Waltari et al., "A self-calibrated pipeline ADC with 00MHz IFsampling frontend," ISSCC 00, Dig. Tech. Papers, pp. 34 Sampling Switch Gate tracks average of input and output, reduces effect of I R drop at high frequencies Bulk also tracks signal reduced body effect (technology used allows connecting bulk to S) Reported measured SFDR = 76.5dB at f in =00MHz EECS 47 Lecture 7: Data Converters 006 H.K. Page 70
36 Switch Off-Mode Feedthrough Cancellation Ref: M. Waltari et al., "A self-calibrated pipeline ADC with 00MHz IF-sampling frontend," ISSCC 00, Dig. Techn. Papers, pp. 34 EECS 47 Lecture 7: Data Converters 006 H.K. Page 7
Summary of Last Lecture
EE47 Lecture 7 DAC Converters (continued) Dynamic element matching DAC reconstruction filter ADC Converters Sampling Sampling switch considerations Thermal noise due to switch resistance Sampling switch
More informationEE247 Lecture 16. EECS 247 Lecture 16: Data Converters- DAC Design & Intro. to ADCs 2009 Page 1
EE47 Lecture 6 D/A Converters (continued) Self calibration techniques Current copiers (last lecture) Dynamic element matching DAC reconstruction filter ADC Converters Sampling Sampling switch considerations
More informationEE247 Lecture 15. EE247 Lecture 15
EE47 Lecture 5 Administrative issues Midterm exam postponed to Tues. Oct. 8th o You can only bring one 8x paper with your own written notes (please do not photocopy) o No books, class or any other kind
More informationSummary Last Lecture
EE247 Lecture 16 D/A onverters (continued) DA reconstruction filter AD onverters Sampling Sampling switch considerations Thermal noise due to switch resistance lock jitter related non-idealities Sampling
More informationEE247 Lecture 14. EE247 Lecture 14
EE47 Lecture 14 Administrative issues Midterm exam postponed to Thurs. Nov. 5th o You can only bring one 8x11 paper with your own written notes (please do not photocopy) o No books, class or any other
More informationA Successive Approximation ADC based on a new Segmented DAC
A Successive Approximation ADC based on a new Segmented DAC segmented current-mode DAC successive approximation ADC bi-direction segmented current-mode DAC DAC INL 0.47 LSB DNL 0.154 LSB DAC 3V 8 2MS/s
More informationEE247 Lecture 20. Comparator architecture examples Flash ADC sources of error Sparkle code Meta-stability
EE247 Lecture 2 ADC Converters ADC architectures (continued) Comparator architectures Latched comparators Latched comparators incorporating preamplifier Sample-data comparators Offset cancellation Comparator
More informationLecture 3 Switched-Capacitor Circuits Trevor Caldwell
Advanced Analog Circuits Lecture 3 Switched-Capacitor Circuits Trevor Caldwell trevor.caldwell@analog.com Lecture Plan Date Lecture (Wednesday 2-4pm) Reference Homework 2017-01-11 1 MOD1 & MOD2 ST 2, 3,
More informationCMOS ADC & DAC Principles
CMOS ADC & DAC Principles Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 201 Table of contents Definitions Digital-to-analog converters Resistive Capacitive
More informationSummary of Last Lecture
EE247 Lecture 2 ADC Converters (continued) Successive approximation ADCs (continued) Flash ADC Flash ADC sources of error Sparkle code Meta-stability Comparator design EECS 247 Lecture 2: Data Converters
More informationAssoc. Prof. Dr. Burak Kelleci
DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING ANALOG-TO-DIGITAL AND DIGITAL- TO-ANALOG CONVERTERS Assoc. Prof. Dr. Burak Kelleci Fall 2018 OUTLINE Nyquist-Rate DAC Thermometer-Code Converter Hybrid
More informationAdministrative. No office hour on Thurs. this week Instead, office hour 3 to 4pm on Wed.
Administrative No office hour on Thurs. this week Instead, office hour 3 to 4pm on Wed. EECS 247 Lecture 2 Nyquist Rate ADC: Architecture & Design 27 H.K. Page EE247 Lecture 2 ADC Converters Sampling (continued)
More informationA 10-BIT 1.2-GS/s NYQUIST CURRENT-STEERING CMOS D/A CONVERTER USING A NOVEL 3-D DECODER
A 10-BT 1.-GS/s NYQUST CURRENT-STEERNG CMOS D/A CONVERTER USNG A NOVEL 3-D DECODER Paymun Aliparast Nasser Nasirzadeh e-mail: peyman.aliparast@elec.tct.ac.ir e-mail: nnasirzadeh@elec.tct.ac.ir Tabriz College
More informationSummary Last Lecture
Interleaved ADCs EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations
More informationINF4420 Switched capacitor circuits Outline
INF4420 Switched capacitor circuits Spring 2012 1 / 54 Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators 2 / 54 Introduction Discrete time analog
More informationChapter 2 Basics of Digital-to-Analog Conversion
Chapter 2 Basics of Digital-to-Analog Conversion This chapter discusses basic concepts of modern Digital-to-Analog Converters (DACs). The basic generic DAC functionality and specifications are discussed,
More informationTuesday, February 22nd, 9:15 11:10. Snorre Aunet Nanoelectronics group Department of Informatics University of Oslo
Nyquist Digital to Analog Converters Tuesday, February 22nd, 9:15 11:10 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo February the 15th 1.1 The ideal data
More informationINF4420. Switched capacitor circuits. Spring Jørgen Andreas Michaelsen
INF4420 Switched capacitor circuits Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators
More informationISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4
ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4 25.4 A 1.8V 14b 10MS/s Pipelined ADC in 0.18µm CMOS with 99dB SFDR Yun Chiu, Paul R. Gray, Borivoje Nikolic University of California, Berkeley,
More informationEECS 247 Lecture 18: Data Converters- Track & Hold- ADC Design 2009 Page 1. EE247 Lecture 18
EE247 Lecture 8 ADC Converters Sampling (continued) Bottom-plate switching Track & hold T/H circuits T/H combined with summing/difference function T/H circuit incorporating gain & offset cancellation T/H
More informationEE247 Lecture 23. EECS 247 Lecture 23 Pipelined ADCs 2008 H.K. Page 1. Pipeline ADC Block Diagram DAC ADC. V res2. Stage 2 B 2.
EE247 Lecture 23 Pipelined ADCs (continued) Effect gain stage, sub-dac non-idealities on overall ADC performance Digital calibration (continued) Correction for inter-stage gain nonlinearity Implementation
More informationEE247 Lecture 11. Example: Switched-capacitor filters in CODEC integrated circuits. Switched-capacitor filter design summary
EE47 Lecture 11 Filters (continued) Example: Switched-capacitor filters in CODEC integrated circuits Switched-capacitor filter design summary Comparison of various filter topologies New Topic: Data Converters
More informationEE247 Lecture 22. Figures of merit (FOM) and trends for ADCs How to use/not use FOM. EECS 247 Lecture 22: Data Converters 2004 H. K.
EE247 Lecture 22 Pipelined ADCs Combining the bits Stage implementation Circuits Noise budgeting Figures of merit (FOM) and trends for ADCs How to use/not use FOM Oversampled ADCs EECS 247 Lecture 22:
More informationLecture #6: Analog-to-Digital Converter
Lecture #6: Analog-to-Digital Converter All electrical signals in the real world are analog, and their waveforms are continuous in time. Since most signal processing is done digitally in discrete time,
More informationEE247 Lecture 11. Switched-Capacitor Filters (continued) Effect of non-idealities Bilinear switched-capacitor filters Filter design summary
EE47 Lecture 11 Switched-Capacitor Filters (continued) Effect of non-idealities Bilinear switched-capacitor filters Filter design summary Comparison of various filter topologies Data Converters EECS 47
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage
More informationA 7 bit 3.52 GHz Current Steering DAC for WiGig Applications
A 7 bit 3.52 GHz Current Steering DAC for WiGig Applications Trindade, M. Helena Abstract This paper presents a Digital to Analog Converter (DAC) with 7 bit resolution and a sampling rate of 3.52 GHz to
More informationSummary Last Lecture
EE247 Lecture 23 Converters Techniques to reduce flash complexity Interpolating (continued) Folding Multi-Step s Two-Step flash Pipelined s EECS 247 Lecture 23: Data Converters 26 H.K. Page Summary Last
More informationChapter 13: Introduction to Switched- Capacitor Circuits
Chapter 13: Introduction to Switched- Capacitor Circuits 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4 Switched-Capacitor Integrator 13.5 Switched-Capacitor
More informationA 14-bit 2.5 GS/s DAC based on Multi-Clock Synchronization. Hegang Hou*, Zongmin Wang, Ying Kong, Xinmang Peng, Haitao Guan, Jinhao Wang, Yan Ren
Joint International Mechanical, Electronic and Information Technology Conference (JIMET 2015) A 14-bit 2.5 GS/s based on Multi-Clock Synchronization Hegang Hou*, Zongmin Wang, Ying Kong, Xinmang Peng,
More informationA 4 GSample/s 8-bit ADC in. Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California
A 4 GSample/s 8-bit ADC in 0.35 µm CMOS Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California 1 Outline Background Chip Architecture
More informationDesign of Pipeline Analog to Digital Converter
Design of Pipeline Analog to Digital Converter Vivek Tripathi, Chandrajit Debnath, Rakesh Malik STMicroelectronics The pipeline analog-to-digital converter (ADC) architecture is the most popular topology
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Final Exam EECS 247 H. Khorramabadi Tues., Dec. 14, 2010 FALL 2010 Name: SID: Total number of
More informationEE247 Lecture 11. Switched-Capacitor Filters (continued) Effect of non-idealities Bilinear switched-capacitor filters Filter design summary
EE247 Lecture 11 Switched-Capacitor Filters (continued) Effect of non-idealities Bilinear switched-capacitor filters Filter design summary Comparison of various filter topologies Data Converters EECS 247
More informationTransfer Function DAC architectures/examples Calibrations
Welcome to 046188 Winter semester 2012 Mixed Signal Electronic Circuits Instructor: Dr. M. Moyal Lecture 06 DIGITAL TO ANALOG CONVERTERS Transfer Function DAC architectures/examples Calibrations www.gigalogchip.com
More informationNPTEL. VLSI Data Conversion Circuits - Video course. Electronics & Communication Engineering.
NPTEL Syllabus VLSI Data Conversion Circuits - Video course COURSE OUTLINE This course covers the analysis and design of CMOS Analog-to-Digital and Digital-to-Analog Converters,with about 7 design assigments.
More informationDigital Calibration for Current-Steering DAC Linearity Enhancement
Digital Calibration for Current-Steering DAC Linearity Enhancement Faculty of Science and Technology, Division of Electronics & Informatics Gunma University Shaiful Nizam Mohyar, Haruo Kobayashi Gunma
More information10.1: A 4 GSample/s 8b ADC in 0.35-um CMOS
10.1: A 4 GSample/s 8b ADC in 0.35-um CMOS Ken Poulton, Robert Neff, Art Muto, Wei Liu*, Andy Burstein**, Mehrdad Heshami*** Agilent Technologies, Palo Alto, CA *Agilent Technologies, Colorado Springs,
More informationDESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS
DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS by Yves Geerts Alcatel Microelectronics, Belgium Michiel Steyaert KU Leuven, Belgium and Willy Sansen KU Leuven,
More informationA low-variation on-resistance CMOS sampling switch for high-speed high-performance applications
A low-variation on-resistance CMOS sampling switch for high-speed high-performance applications MohammadReza Asgari 1 and Omid Hashemipour 2a) 1 Microelectronic Lab, Shahid Beheshti University, G. C. Tehran,
More informationSWITCHED CAPACITOR CIRCUITS
EE37 Advanced Analog ircuits Lecture 7 SWITHED APAITOR IRUITS Richard Schreier richard.schreier@analog.com Trevor aldwell trevor.caldwell@utoronto.ca ourse Goals Deepen Understanding of MOS analog circuit
More informationSummary Last Lecture
EE47 Lecture 5 Pipelined ADCs (continued) How many bits per stage? Algorithmic ADCs utilizing pipeline structure Advanced background calibration techniques Oversampled ADCs Why oversampling? Pulse-count
More informationDIGITALLY controlled and area-efficient calibration circuits
246 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 5, MAY 2005 A Low-Voltage 10-Bit CMOS DAC in 0.01-mm 2 Die Area Brandon Greenley, Raymond Veith, Dong-Young Chang, and Un-Ku
More informationOBSOLETE. 10-Bit, 170 MSPS D/A Converter AD9731
a FEATURES 17 MSPS Update Rate TTL/High Speed CMOS-Compatible Inputs Wideband SFDR: 66 db @ 2 MHz/ db @ 65 MHz Pin-Compatible, Lower Cost Replacement for Industry Standard AD9721 DAC Low Power: 439 mw
More informationSummary Last Lecture
EE247 Lecture 23 Converters Techniques to reduce flash complexity Interpolating (continued) Folding Multi-Step s Two-Step flash Pipelined s EECS 247 Lecture 23: Data Converters 26 H.K. Page 1 Summary Last
More informationAsynchronous SAR ADC: Past, Present and Beyond. Mike Shuo-Wei Chen University of Southern California MWSCAS 2014
Asynchronous SAR ADC: Past, Present and Beyond Mike Shuo-Wei Chen University of Southern California MWSCAS 2014 1 Roles of ADCs Responsibility of ADC is increasing more BW, more dynamic range Potentially
More informationEE247 Lecture 24. EE247 Lecture 24
EE247 Lecture 24 Administrative EE247 Final exam: Date: Wed. Dec. 15 th Time: -12:30pm-3:30pm- Location: 289 Cory Closed book/course notes No calculators/cell phones/pdas/computers Bring one 8x11 paper
More informationA 25MS/s 14b 200mW Σ Modulator in 0.18µm CMOS
UT Mixed-Signal/RF Integrated Circuits Seminar Series A 25MS/s 14b 200mW Σ Modulator in 0.18µm CMOS Pio Balmelli April 19 th, Austin TX 2 Outline VDSL specifications Σ A/D converter features Broadband
More informationCMOS High Speed A/D Converter Architectures
CHAPTER 3 CMOS High Speed A/D Converter Architectures 3.1 Introduction In the previous chapter, basic key functions are examined with special emphasis on the power dissipation associated with its implementation.
More informationArchitectures and circuits for timeinterleaved. Sandeep Gupta Teranetics, Santa Clara, CA
Architectures and circuits for timeinterleaved ADC s Sandeep Gupta Teranetics, Santa Clara, CA Outline Introduction to time-interleaved architectures. Conventional Sampling architectures and their application
More informationA Low-Offset Latched Comparator Using Zero-Static Power Dynamic Offset Cancellation Technique
1 A Low-Offset Latched Comparator Using Zero-Static Power Dynamic Offset Cancellation Technique Masaya Miyahara and Akira Matsuzawa Tokyo Institute of Technology, Japan 2 Outline Motivation Design Concept
More information4 Bits 250MHz Sampling Rate CMOS Pipelined Analog-to-Digital Converter
4 Bits 250MHz Sampling Rate CMOS Pipelined Analog-to-Digital Converter Jinrong Wang B.Sc. Ningbo University Supervisor: dr.ir. Wouter A. Serdijn Submitted to The Faculty of Electrical Engineering, Mathematics
More informationTuesday, March 22nd, 9:15 11:00
Nonlinearity it and mismatch Tuesday, March 22nd, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 22nd of March:
More informationOperational Amplifiers
CHAPTER 9 Operational Amplifiers Analog IC Analysis and Design 9- Chih-Cheng Hsieh Outline. General Consideration. One-Stage Op Amps / Two-Stage Op Amps 3. Gain Boosting 4. Common-Mode Feedback 5. Input
More informationAcronyms. ADC analog-to-digital converter. BEOL back-end-of-line
Acronyms ADC analog-to-digital converter BEOL back-end-of-line CDF cumulative distribution function CMOS complementary metal-oxide-semiconductor CPU central processing unit CR charge-redistribution CS
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative EE247 Final exam: Date: Mon. Dec. 18 th Time: 12:30pm-3:30pm Location: 241 Cory Hall Extra office hours: Thurs. Dec. 14 th, 10:30am-12pm Closed book/course notes No calculators/cell
More informationChapter 3 Novel Digital-to-Analog Converter with Gamma Correction for On-Panel Data Driver
Chapter 3 Novel Digital-to-Analog Converter with Gamma Correction for On-Panel Data Driver 3.1 INTRODUCTION As last chapter description, we know that there is a nonlinearity relationship between luminance
More informationRECENTLY, low-voltage and low-power circuit design
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 4, APRIL 2008 319 A Programmable 0.8-V 10-bit 60-MS/s 19.2-mW 0.13-m CMOS ADC Operating Down to 0.5 V Hee-Cheol Choi, Young-Ju
More informationAnother way to implement a folding ADC
Another way to implement a folding ADC J. Van Valburg and R. van de Plassche, An 8-b 650 MHz Folding ADC, IEEE JSSC, vol 27, #12, pp. 1662-6, Dec 1992 Coupled Differential Pair J. Van Valburg and R. van
More information12 Bit 1.5 GS/s Return to Zero DAC
12 Bit 1.5 GS/s Return to Zero DAC RDA112RZ Features 12 Bit Resolution 1.5 GS/s Sampling Rate 10 Bit Static Linearity LVDS Compliant Digital Inputs Power Supply: -5.2V, +3.3V Input Code Format: Offset
More informationLecture 9, ANIK. Data converters 1
Lecture 9, ANIK Data converters 1 What did we do last time? Noise and distortion Understanding the simplest circuit noise Understanding some of the sources of distortion 502 of 530 What will we do today?
More informationAD9772A - Functional Block Diagram
F FEATURES single 3.0 V to 3.6 V supply 14-Bit DAC Resolution 160 MPS Input Data Rate 67.5 MHz Reconstruction Passband @ 160 MPS 74 dbc FDR @ 25 MHz 2 Interpolation Filter with High- or Low-Pass Response
More informationEE247 Lecture 26. This lecture is taped on Wed. Nov. 28 th due to conflict of regular class hours with a meeting
EE47 Lecture 6 This lecture is taped on Wed. Nov. 8 th due to conflict of regular class hours with a meeting Any questions regarding this lecture could be discussed during regular office hours or in class
More informationFundamentals of Data Converters. DAVID KRESS Director of Technical Marketing
Fundamentals of Data Converters DAVID KRESS Director of Technical Marketing 9/14/2016 Analog to Electronic Signal Processing Sensor (INPUT) Amp Converter Digital Processor Actuator (OUTPUT) Amp Converter
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 Lecture 5: Termination, TX Driver, & Multiplexer Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements
More informationEE247 Lecture 23. Advanced calibration techniques. Compensating inter-stage amplifier non-linearity Calibration via parallel & slow ADC
EE247 Lecture 23 Pipelined ADCs Combining the bits Stage implementation Circuits Noise budgeting Advanced calibration techniques Compensating inter-stage amplifier non-linearity Calibration via parallel
More informationLow-Power Pipelined ADC Design for Wireless LANs
Low-Power Pipelined ADC Design for Wireless LANs J. Arias, D. Bisbal, J. San Pablo, L. Quintanilla, L. Enriquez, J. Vicente, J. Barbolla Dept. de Electricidad y Electrónica, E.T.S.I. de Telecomunicación,
More informationDynamic calibration of current-steering DAC
Retrospective Theses and Dissertations Iowa State University Capstones, Theses and Dissertations 2007 Dynamic calibration of current-steering DAC Chao Su Iowa State University Follow this and additional
More informationDATASHEET HI5805. Features. Applications. Ordering Information. Pinout. 12-Bit, 5MSPS A/D Converter. FN3984 Rev 7.00 Page 1 of 12.
12-Bit, 5MSPS A/D Converter NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc DATASHEET FN3984 Rev 7.00 The HI5805
More informationA Unity Gain Fully-Differential 10bit and 40MSps Sample-And-Hold Amplifier in 0.18μm CMOS
A Unity Gain Fully-Differential 0bit and 40MSps Sample-And-Hold Amplifier in 0.8μm CMOS Sanaz Haddadian, and Rahele Hedayati Abstract A 0bit, 40 MSps, sample and hold, implemented in 0.8-μm CMOS technology
More informationAppendix A Comparison of ADC Architectures
Appendix A Comparison of ADC Architectures A comparison of continuous-time delta-sigma (CT ), pipeline, and timeinterleaved (TI) SAR ADCs which target wide signal bandwidths (greater than 100 MHz) and
More informationThe Case for Oversampling
EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationFlash ADC (Part-I) Architecture & Challenges
project synopsis In The Name of Almighty Lec. 4: Flash ADC (PartI) Architecture & Challenges Lecturer: Samaneh Babayan Integrated Circuit Lab. Department of Computer Science & Engineering ImamReza University
More informationAnalog-to-Digital Converters
EE47 Lecture 3 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationAnalog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem
Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem A report Submitted to Canopus Systems Inc. Zuhail Sainudeen and Navid Yazdi Arizona State University July 2001 1. Overview
More informationDESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY
DESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY Neha Bakawale Departmentof Electronics & Instrumentation Engineering, Shri G. S. Institute of
More informationDesign of 28 nm FD-SOI CMOS 800 MS/s SAR ADC for wireless applications
Design of 28 nm FD-SOI CMOS 800 MS/s SAR ADC for wireless applications Master s thesis in Embedded Electronic System Design VICTOR ÅBERG Department of Computer Science and Engineering CHALMERS UNIVERSITY
More informationAnalog to Digital Conversion
Analog to Digital Conversion Florian Erdinger Lehrstuhl für Schaltungstechnik und Simulation Technische Informatik der Uni Heidelberg VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg
More informationL9: Analog Building Blocks (OpAmps,, A/D, D/A)
L9: Analog Building Blocks (OpAmps,, A/D, D/A) Acknowledgement: Dave Wentzloff Introduction to Operational Amplifiers DC Model Typically very high input resistance ~ 300KΩ v id in a v id out High DC gain
More informationA 35 fj 10b 160 MS/s Pipelined- SAR ADC with Decoupled Flip- Around MDAC and Self- Embedded Offset Cancellation
Y. Zu, C.- H. Chan, S.- W. Sin, S.- P. U, R.P. Martins, F. Maloberti: "A 35 fj 10b 160 MS/s Pipelined-SAR ADC with Decoupled Flip-Around MDAC and Self- Embedded Offset Cancellation"; IEEE Asian Solid-
More informationL10: Analog Building Blocks (OpAmps,, A/D, D/A)
L10: Analog Building Blocks (OpAmps,, A/D, D/A) Acknowledgement: Materials in this lecture are courtesy of the following sources and are used with permission. Dave Wentzloff 1 Introduction to Operational
More informationAnalysis and Design of Analog Integrated Circuits Lecture 18. Key Opamp Specifications
Analysis and Design of Analog Integrated Circuits Lecture 8 Key Opamp Specifications Michael H. Perrott April 8, 0 Copyright 0 by Michael H. Perrott All rights reserved. Recall: Key Specifications of Opamps
More informationINTEGRATED CIRCUITS. AN109 Microprocessor-compatible DACs Dec
INTEGRATED CIRCUITS 1988 Dec DAC products are designed to convert a digital code to an analog signal. Since a common source of digital signals is the data bus of a microprocessor, DAC circuits that are
More informationIndex terms: Analog to Digital conversion, capacitor sharing, high speed OPAMP-sharing pipelined analog to digital convertor, Low power.
Pipeline ADC using Switched Capacitor Sharing Technique with 2.5 V, 10-bit Ankit Jain Dept. of Electronics and Communication, Indore Institute of Science & Technology, Indore, India Abstract: This paper
More information10-Bit, Low-Power, Rail-to-Rail Voltage-Output Serial DAC in SOT23
19-195; Rev 1; 1/4 1-Bit, Low-Power, Rail-to-Rail General Description The is a small footprint, low-power, 1-bit digital-to-analog converter (DAC) that operates from a single +.7V to +5.5V supply. The
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF AIFORNIA ollege of Engineering Department of Electrical Engineering and omputer Sciences Homework 6 Solution EES 47 H. Khorramabadi Due Tues. November 3, 00 FA 00. A basic NMOS track and
More informationINF4420. Outline. Switched capacitor circuits. Switched capacitor introduction. MOSFET as an analog switch 1 / 26 2 / 26.
INF4420 Switched capacitor circuits Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uil.no) 1 / 26 Outline Switched capacitor introduction MOSFET as an analog switch 2 / 26 Introduction Discrete time
More informationA 10 Bit Low Power Current Steering Digital to Analog Converter Using 45 nm CMOS and GDI Logic
ISSN 2278 0211 (Online) A 10 Bit Low Power Current Steering Digital to Analog Converter Using 45 nm CMOS and GDI Logic Mehul P. Patel M. E. Student (Electronics & communication Engineering) C.U.Shah College
More informationWorkshop ESSCIRC. Low-Power Data Acquisition System For Very Small Signals At Low Frequencies With12-Bit- SAR-ADC. 17. September 2010.
Workshop ESSCIRC Low-Power Data Acquisition System For Very Small Signals At Low Frequencies With12-Bit- SAR-ADC 17. September 2010 Christof Dohmen Outline System Overview Analog-Front-End Chopper-Amplifier
More informationElectronics A/D and D/A converters
Electronics A/D and D/A converters Prof. Márta Rencz, Gábor Takács, Dr. György Bognár, Dr. Péter G. Szabó BME DED December 1, 2014 1 / 26 Introduction The world is analog, signal processing nowadays is
More informationOvercoming Offset. Prof. Kofi Makinwa. Electronic Instrumentation Laboratory / DIMES Delft University of Technology Delft, The Netherlands
Overcoming Offset Prof. Kofi Makinwa Electronic Instrumentation Laboratory / DIMES Delft University of Technology Delft, The Netherlands email: k.a.a.makinwa@tudelft.nl Motivation The offset of amplifiers
More informationAnalog-to-Digital Converter Survey & Analysis. Bob Walden. (310) Update: July 16,1999
Analog-to-Digital Converter Survey & Analysis Update: July 16,1999 References: 1. R.H. Walden, Analog-to-digital converter survey and analysis, IEEE Journal on Selected Areas in Communications, vol. 17,
More informationArchitectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters
0 Architectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters F. Maloberti University of Pavia - Italy franco.maloberti@unipv.it 1 Introduction Summary Sigma-Delta
More informationAnalogue to Digital Conversion
Analogue to Digital Conversion Turns electrical input (voltage/current) into numeric value Parameters and requirements Resolution the granularity of the digital values Integral NonLinearity proportionality
More informationEE247 Midterm Exam Statistics
EE247 Lecture 22 Pipelined ADCs (continued) Effect gain stage, sub-dac non-idealities on overall ADC performance Digital calibration (continued) Correction for inter-stage gain nonlinearity Implementation
More informationSolution to Homework 5
Solution to Homework 5 Problem 1. a- Since (1) (2) Given B=14, =0.2%, we get So INL is the constraint on yield. To meet INL
More informationA Low-Power 6-b Integrating-Pipeline Hybrid Analog-to-Digital Converter
A Low-Power 6-b Integrating-Pipeline Hybrid Analog-to-Digital Converter Quentin Diduck, Martin Margala * Electrical and Computer Engineering Department 526 Computer Studies Bldg., PO Box 270231 University
More informationPRODUCT OVERVIEW +12VA 5VA +5VA +5VD INPUT AMPLIFIER 7, 35, 37 DIGITAL GROUND DATA VALID
FEATURES 1-bit resolution MPPS throughput rate (1-bits) Functionally complete Very low noise Excellent Signal-to-Noise ratio Edge triggered Small, 0-pin, TDIP package Low power, 00mW typical Low cost Programmable
More informationCHAPTER 5 DESIGN OF TRACK-AND-HOLD AMPLIFIER AND MULITIPLYING DIGITAL TO ANALOG CONVERTER
67 HAPTER 5 DESIGN OF TRAKANDHOLD AMPLIFIER AND MULITIPLYING DIGITAL TO ANALOG ONVERTER 5. INTRODUTION This chapter presents the design of the trackandhold and multiplying digitaltoanalog converter functional
More informationMaterials in this course have been contributed by Fernando Medeiro, José M. de la Rosa, Rocío del Río, Belén Pérez-Verdú and
CMOS Sigma-Delta Converters From Basics to State-of-the-Art Circuits and Errors Angel Rodríguez-Vázquez angel@imse.cnm.es Barcelona, 29-30 / Septiembre / 2010 Materials in this course have been contributed
More information