Summary Last Lecture
|
|
- Justina Rogers
- 5 years ago
- Views:
Transcription
1 EE47 Lecture 5 Pipelined ADCs (continued) How many bits per stage? Algorithmic ADCs utilizing pipeline structure Advanced background calibration techniques Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 1 Summary Last Lecture Pipelined ADCs (continued) Effect gain stage, sub-dac non-idealities on overall ADC performance Digital calibration (continued) Correction for inter-stage gain nonlinearity Implementation Practical circuits Combining the digital bits Stage implementation Circuits Noise budgeting EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page
2 How Many Bits Per Stage? Many possible architectures E.g. B 1eff =3, B eff =1,... vs. B 1eff =1, B eff =1, B 3eff =1,... Complex optimization problem, fortunately optimum tends to be shallow... Qualitative answer: Maximum speed for given technology Use small resolution-per-stage (large feedback factor) Maximum power efficiency for fixed, "low" speed Try higher resolution stages Can help alleviate matching & noise requirements in stages following the 1 st stage Ref: Singer VLSI 96, Yang, JSSC 1/01 EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 3 14 & 1-Bit State-of-the-Art Implementations Reference Bits Architecture SNR/SFDR Speed Power Yang (JSSC 1/001) 0.35μ/3V ~73dB/88dB 75MS/s 340mW Loloee (ESSIRC 00) 0.18μ/3V ~66dB/75dB 80MS/s 60mW EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 4
3 10 & 8-Bit State-of-the-Art Implementations Reference Bits Architecture SNR/SFDR Speed Power Yoshioko et al (ISSCC 005) 0.18μ/1.8V bit/stage ~55dB/66dB 15MS/s 40mW Kim et al (ISSCC 005) 0.18μ/1.8V ~48dB/56dB 00MS/s 30mW EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 5 Algorithmic ADC Digital Output start of conversion Shift Register & Correction Logic Residue V IN T/H sub-adc (1.6 Bit) DAC B Essentially same as pipeline, but a single stage is reused for all partial conversions For overall B overall bits need B overall /B stage clock cycles per conversion Small area, slow EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 6
4 Least Mean Square Adaptive Digital Background Calibration of Pipelined Analog-to-Digital Converters Slow, but accurate ADC operates in parallel with pipelined (main) ADC Slow ADC samples input signal at a lower sampling rate (f s /n) Difference between corresponding samples for two ADCs (e) used to correct fast ADC digital output via an adaptive digital filter (ADF) based on minimizing the Least-Mean-Squared error Ref: Y. Chiu, et al, Least Mean Square Adaptive Digital Background Calibration of Pipelined Analog-to-Digital Converters, IEEE TRANS. CAS, VOL. 51, NO. 1, JANUARY 004 EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 7 Example: "A 1-bit 0-MS/s pipelined analog-to-digital converter with nested digital background calibration" Pipelined ADC operates at has 1.5bit/stage Slow ADC Algorithmic type operating at 0Ms/3=65ks/s Digital correction accounts for bit redundancy Digital error estimator minimizes the mean-squared-error Ref: X. Wang, P. J. Hurst, S. H. Lewis, " A 1-bit 0-Msample/s pipelined analog-to-digital converter with nested digital background calibration, IEEE JSSC, vol. 39, pp , Nov. 004 EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 8
5 Algorithmic ADC Used for Calibration of Pipelined ADC (continued from previous page) Uses replica of pipelined ADC stage Requires extra SHA in front to hold residue Undergoes a calibration cycle periodically prior to being used to calibrate pipelined ADC Ref: X. Wang, P. J. Hurst, S. H. Lewis, " A 1-bit 0-MS/s pipelined analog-to-digital converter with nested digital background calibration, IEEE JSSC, vol. 39, pp , Nov. 004 EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 9 1-bit 0-MS/s Pipelined ADC with Digital Background Calibration Sampling capacitors scaled: Input SHA: 6pF Pipelined ADC: pf,0.9,0.4,0., 0.1,0.1 Algorithmic ADC: 0.pF Chip area: 13.mm Area of Algorithmic ADC <0% Does not include digital calibration circuitry estimated ~1.7mm Ref: X. Wang, P. J. Hurst, S. H. Lewis, " A 1-bit 0-MS/s pipelined analog-to-digital converter with nested digital background calibration, IEEE JSSC, vol. 39, pp , Nov. 004 EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 10
6 Measurement Results 1-bit 0-MS/s Pipelined ADC with Digital Background Calibration Without Calibration INL <4.LSB With Calibration INL <0.5LSB Ref: X. Wang, P. J. Hurst, S. H. Lewis, " A 1-bit 0-MS/s pipelined analog-to-digital converter with nested digital background calibration, IEEE JSSC, vol. 39, pp , Nov. 004 EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 11 Measurement Results 1-bit 0-MS/s Pipelined ADC with Digital Background Calibration Nyquist rate Ref: X. Wang, P. J. Hurst, S. H. Lewis, " A 1-bit 0-MS/s pipelined analog-to-digital converter with nested digital background calibration, IEEE JSSC, vol. 39, pp , Nov. 004 EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 1
7 Measurement Results 1-bit 0-MS/s Pipelined ADC with Digital Background Calibration Does not include digital calibration circuitry estimated ~1.7mm Alg. ADC SNDR dominated by noise Ref: X. Wang, P. J. Hurst, S. H. Lewis, " A 1-bit 0-MS/s pipelined analog-to-digital converter with nested digital background calibration, IEEE JSSC, vol. 39, pp , Nov. 004 EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 13 Oversampled ADCs EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 14
8 Analog-to-Digital Converters Two categories: Nyquist rate ADCs f sig max ~ 0.5xf sampling Maximum achievable signal bandwidth higher compared to oversampled type Resolution limited to max. 1-14bits Oversampled ADCs f sig max << 0.5xf sampling Maximum possible signal bandwidth lower compared to nyquist Maximum achievable resolution high (18 to 0bits!) EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 15 The Case for Oversampling Nyquist sampling: Signal f s B Freq narrow transition AA-Filter f s >B +δ Sampler Nyquist ADC DSP Oversampling: Signal f s >> f N?? B Freq wide transition AA-Filter f s = Mf N Sampler Oversampled ADC DSP Nyquist rate f N = B Oversampling rate M = f s /f N >> 1 EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 16
9 Nyquist v.s. Oversampled Converters Antialiasing X(f) Input Signal f B frequency Nyquist Sampling f B f s f S ~f B Anti-aliasing Filter f s Oversampling frequency f B f S >> f B f s frequency EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 17 Oversampling Benefits No stringent requirements imposed on analog building blocks Takes advantage of the availability of low cost, low power digital filtering Relaxed transition band requirements for analog anti-aliasing filters Reduced baseband quantization noise power Allows trading speed for resolution EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 18
10 ADC Converters Baseband Noise For a quantizer with step size Δ and sampling rate f s : Quantization noise power distributed uniformly across Nyquist bandwidth ( f s /) N e (f) N B -f B f s / -f s / f B Power spectral density: e Δ 1 N(f) e = = fs 1 fs Noise is distributed over the Nyquist band f s / to f s / EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 19 Oversampled Converters Baseband Noise fb fb Δ 1 SB = N e( f )df = df fb fb 1 fs N e (f) Δ fb = 1 f N B s where for fb = f s/ Δ SB0 = -f s / -f B f B f s / 1 fb SB0 SB = SB0 = f s M fs where M = = oversampling ratio f B EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 0
11 B Oversampled Converters Baseband Noise fb SB0 SB = SB0 = f s M fs where M = = oversampling ratio f X increase in M 3dB reduction in S B ½ bit increase in resolution/octave oversampling To increase the improvement in resolution: Embed quantizer in a feedback loop Noise shaping (sigma delta modulation) EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 1 Pulse-Count Modulation V in (kt) Nyquist ADC 0 1 t/t V in (kt) Oversampled ADC, M = t/t Mean of pulse-count signal approximates analog input! EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page
12 Magnitude Pulse-Count Spectrum f Signal: low frequencies, f < B << f s Quantization error: high frequency, B f s / Separate with low-pass filter! EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 3 Oversampled ADC Predictive Coding v IN + _ ADC To Digital Filter D OUT Predictor Quantize the difference signal rather than the signal itself Smaller input to ADC Buy dynamic range Only works if combined with oversampling 1-Bit digital output Digital filter computes average N-Bit output EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 4
13 Oversampled ADC Signal B Freq wide transition Analog AA-Filter f s = Mf N Sampler E.g. Pulse-Count Modulator Modulator 1-Bit Digital f s1 = M f N Decimator narrow transition Digital AA-Filter N-Bit Digital f s = f N + δ DSP Decimator: Digital (low-pass) filter Removes quantization error for f > B Provides anti-alias filtering for DSP Narrow transition band, high-order 1-Bit input, N-Bit output (essentially computes average ) EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 5 Modulator (AFE) Objectives: Convert analog input to 1-Bit pulse density stream Move quantization error to high frequencies f >>B Operates at high frequency f s >> f N M = 8 56 (typical).104 Since modulator operated at high frequencies need to keep circuitry simple ΣΔ = ΔΣ Modulator EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 6
14 Sigma- Delta Modulators Analog 1-Bit ΣΔ modulators convert a continuous time analog input v IN into a 1-Bit sequence D OUT f s V IN + _ H(z) D OUT DAC Loop filter 1b Quantizer (comparator) EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 7 Sigma-Delta Modulators The loop filter H can be either switched-capacitor or continuous time Switched-capacitor filters are easier to implement + frequency characteristics scale with clock rate Continuous time filters provide anti-aliasing protection Loop filter can also be realized with passive LC s at very high frequencies f s V IN + _ H(z) D OUT DAC EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 8
15 Oversampling A/D Conversion f s f s /M Input Signal Bandwidth B=f s /M Oversampling Modulator (AFE) f s Decimation Filter f s /M f s = sampling rate M= oversampling ratio Analog front-end oversampled noise-shaping modulator Converts original signal to a 1-bit digital output at the high rate of (MXB) Digital back-end digital filter (decimation) Removes out-of-band quantization noise Provides anti-aliasing to allow lower sampling rate EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 9 1 st Order ΣΔ Modulator In a 1 st order modulator, simplest loop filter an integrator H(z) = z -1 1 z -1 V IN + _ D OUT DAC EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 30
16 1 st Order ΣΔ Modulator Switched-capacitor implementation V IN φ 1 φ φ - + 1,0 D OUT +Δ/ -Δ/ Full-scale input range Δ Note that Δ here is different from Nyquist rate ADC Δ (1LSB) EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 31 1 st Order ΔΣ Modulator V IN -Δ/ V IN +Δ/ + _ D OUT -Δ/ or +Δ/ DAC Properties of the 1 st order modulator: Maximum analog input range is equal to the DAC reference The average value of D OUT must equal the average value of V IN +1 s (or 1 s) density in D OUT is an inherently monotonic function of V IN To 1 st order, linearity is not dependent on component matching Alternative multi-bit DAC (and ADCs) solutions reduce the quantization error but loose this inherent monotonicity & relaxed matching requirements EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 3
17 Analog input -Δ/ V in +Δ/ 1 st Order ΣΔ Modulator Sine Wave Tally of quantization error 1 X z z Integrator Q Comparator 1-Bit quantizer 3 Y 1-Bit digital output stream, -1, +1 Instantaneous quantization error Implicit 1-Bit DAC +Δ/, -Δ/ (Δ = ) M chosen to be 8 (low) to ease observability EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 33 1 st Order Modulator Signals st Order Sigma-Delta X Q Y X analog input Q tally of q-error Y digital/dac output Amplitude Mean of Y approximates X That is exactly what the digital filter does Time [ t/t ] T = 1/f s = 1/ (M f N ) EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 34
18 ΣΔ Modulator Characteristics Inherently linear for 1-Bit DAC Quantization noise and thermal noise (KT/C) distributed over f s / to +f s / Total noise within signal bandwidth reduced by 1/M Required capacitor sizes x1/m compared to nyquist rate ADCs Very high SQNR achievable (> 0 Bits!) To first order, quantization error independent of component matching Limited to moderate & low speed EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 35 Output Spectrum Amplitude [ dbwn ] Input Frequency [ f /f s ] Definitely not white! Skewed towards higher frequencies Notice the distinct tones dbwn (db White Noise) scale sets the 0dB line at the noise per bin of a random -1, +1 sequence EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 36
19 Quantization Noise Analysis Integrator Quantization Error e(kt) x(kt) Σ 1 z H( z) = 1 z 1 Σ Quantizer Model y(kt) Sigma-Delta modulators are nonlinear systems with memory difficult to analyze directly Representing the quantizer as an additive noise source linearizes the system EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 37 Signal Transfer Function 1 z H( z) = 1 z ω0 H( jω ) = jω 1 x(kt) Σ - Integrator H(z) y(kt) Signal transfer function low pass function: 1 HSig ( jω ) = 1 + s ω0 Y( z) H( z) 1 HSig ( z) = = = z X( z) 1 + H( z) Delay Magnitude f 0 Frequency EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 38
20 v i Σ - v i Σ - ω 0 jω v f n f 0 Noise Transfer Function Qualitative Analysis ω0 jω v n v o v o v eq = f f 0 eq vn v = f f 0 eq vn v Σ v i - ω0 jω v o f 0 Frequency Input referred-noise DC (s-plane) EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 39 STF and NTF Integrator Quantization Error e(kt) x(kt) Σ 1 1 z H( z) = 1 z Σ Quantizer Model y(kt) Signal transfer function: Y( z) H( z) 1 STF = = = z X( z) 1 + H( z) Delay Noise transfer function: Y ( z) 1 NTF = = = 1 z E( z) 1+ H ( z) 1 Differentiator EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 40
21 Noise Transfer Function Y() z 1 1 jωt NTF = = = 1 z set z = e Ez () 1 + Hz () jωt/ jωt/ jωt jωt/ e e NTF( jω) = (1 e )=e jωt/ = e jsin T/ jωt/ / ( ω ) jπ ( ω ) = e e sin T/ j( ωt π) / = sin ( ωt/) e where T = 1/ fs Thus: ( ω ) ( ) NTF( f )=sin T / =sin π f / fs Ny( f) = NTF( f) Ne( f) EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 41 First Order ΣΔ Modulator Noise Transfer Characteristics Noise Shaping Function Low-pass Digital Filter N ( f) = NTF( f) N ( f) y ( π ) = 4sin f / f N ( f) First-Order Noise Shaping s e e f B f N f s / frequency Key Point: Most of quantization noise pushed out of frequency band of interest EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 4
22 First Order ΣΔ Modulator Simulated Noise Transfer Characteristic Amplitude [ dbwn ] Signal Simulated output spectrum Computed NTF ( π ) N ( f ) = 4 sin f / f y s Confirms assumption of quantization noise being white at insertion point Frequency [f /f s ] EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 43 Quantizer Error For quantizers with many bits Δ ( kt ) = 1 Let s use the same expression for the 1-Bit case Use simulation to verify validity e Experience: Often sufficiently accurate to be useful, with enough exceptions to be very careful EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 44
23 First Order ΣΔ Modulator In-Band Quantization Noise 1 ( ) = 1 z ( ) ( π ) NTF z s B Y = Q B NTF f = 4 sin f / f for M >> 1 fs M fs M ( ) ( ) S S f NTF z df 1 Δ f 1 s z= e ( sinπ ft ) π jft df S Y π 1 Δ 3 3 M 1 EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 45 Dynamic Range full-scale signal power SX DR = 10log 10log inband noise power = SY S X Y 1 Δ = sinusoidal input, STF = 1 π 1 Δ SY = 3 3 M 1 SX 9 3 = M S π DR = 10log M = 10log + 30log M π π M DR db 3 4 db db DR = 3. 4dB ++ 30logM X increase in M 9dB (1.5-Bit) increase in dynamic range EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 46
24 Oversampling and Noise Shaping ΣΔ modulators have interesting characteristics Unity gain for input signal V IN Large in-band attenuation of quantization noise injected at quantizer input Performance significantly better than 1-Bit noise performance possible for frequencies << f s Increase in oversampling (M = f s /f N >> 1) improves SQNR considerably 1 st order ΣΔ: DR increases 9dB for each doubling of M To first order, SQNR independent of circuit complexity and accuracy Analysis assumes that the quantizer noise is white Not true in practice, especially for low-order modulators Practical modulators suffer from other noise sources also (e.g. thermal noise) EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 47 DC Input DC input A = 1/11 Amplitude [ dbwn ] Frequency [ f /f s ] Doesn t look like spectrum of DC at all Tones frequency shaped the same as quantization noise More prominent at higher frequencies Seems like periodic quantization noise EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 48
25 Limit Cycle Oscillation Output First order sigma-delta, DC input Time [t/t] DC input 1/11 Periodic sequence: EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 49 Noise Shaping Function 1 st Order ΣΔ Limit Cycle Oscillation In-band spurious tone with f ~ DC input level First-Order Noise Shaping f B f N Frequency f s / Problem: quantization noise becomes periodic in response to low level DC inputs & could fall within passband of interest! Solution: Use dithering (inject noise-like signal at the input ): randomizes quantization noise - If circuit thermal noise if large enough acts as dither Second order loop EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 50
26 1 st Order ΣΔ Modulator Linearized Model Analysis ( ) 1 1 Y( z) = z X( z) + 1 z E( z) LPF HPF EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 51 nd Order ΣΔ Modulator Two integrators in series Single quantizer (typically 1-bit) Feedback from output to both integrators Tones less prominent compared to 1st order EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 5
27 nd Order ΣΔ Modulator Linearized Model Analysis ( ) Recursive drivation: Y = X + E E + E n n 1 n n 1 n ( ) Using the delay operator z : Y( z) = z X( z) + 1 z E( z) LPF HPF EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 53 NTF z NTF 4 1 ( ) = ( 1 z ) ( f ) = ( π ) nd Order ΣΔ Modulator In-Band Quantization Noise = sin f / f for M >> 1 B Y = Q( ) ( ) z= e B fs M fs M 1 Δ f 1 s 4 π 1 Δ 5 5 M 1 s S S f NTF z df 4 ( sinπ ft) π jft 4 df EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 54
28 Quantization Noise nd Order ΣΔ Modulator vs 1 st Order Modulator S Y π 1 Δ M Noise Shaping Function Ideal Low-pass Digital Filter nd -Order Noise Shaping 1 st Order Noise Shaping S Y 4 π 1 Δ 5 5 M 1 f B Frequency f s / EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 55 nd Order ΣΔ Modulator Dynamic Range full-scale signal power SX DR = 10log 10log inband noise power = SY 1 Δ SX = sinusoidal input, STF = 1 4 π 1 Δ SY = 5 5 M 1 SX 15 5 = M 4 SY π DR = 10log M = 10log + 50log M 4 4 π π DR = 11.1dB + 50log M M DR ( nd ) DR (1 st ) db 33dB 3 64 db 4dB db 87dB X increase in M 15dB (.5-bit) increase in DR EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 56
29 nd Order vs 1 st Order ΣΔ Modulator Dynamic Range M nd Order DR 1 st Order DR Resolution Difference db (7.8bit) 33dB (5.bit).6 bit 3 64 db (10.3bit) 4dB (6.7bit) 3.6 bit db (17.9bit) 68.8dB (11.1bit) 6.8 bit db (.8bit) 87dB (14.bit) 8.6 bit Note: For higher oversampling ratios resolution of nd order modulator significantly higher compared to 1 st order EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 57 nd Order ΣΔ Modulator Example Digital audio application Signal bandwidth 0kHz Desired resolution 16-bit 16 bit 98 db Dynamic Range DR = 11.1dB + 50log M M = 153 min M 56= 8 to allow some margin so that thermal noise dominants & provides dithering & also choice of M power of ease of digital filter implementation Sampling rate (x0khz + 5kHz)M = 1MHz (quite reasonable!) EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 58
30 Limit Cycle Tones in 1 st Order & nd Order ΣΔ Modulator Higher oversampling ratio lower tones nd order much lower tones compared to 1 st 6dB 1 st Order ΣΔ Modulator Xincrease in M decreases the tones by 6dB for 1 st order loop and 1dB for nd order loop 1dB Inband Quantization noise nd Order ΣΔ Modulator Ref: B. P. Brandt, et al., "Second-order sigma-delta modulation for digital-audio signal acquisition," IEEE Journal of Solid-State Circuits, vol. 6, pp , April R. Gray, Spectral analysis of quantization noise in a single-loop sigma delta modulator with dc input, IEEE Trans. Commun., vol. 37, pp , June EECS 47 Lecture 5 Pipeline & Oversampled ADCs 007 H.K. Page 59
Summary Last Lecture
Interleaved ADCs EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations
More informationThe Case for Oversampling
EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationAnalog-to-Digital Converters
EE47 Lecture 3 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationEE247 Lecture 26. This lecture is taped on Wed. Nov. 28 th due to conflict of regular class hours with a meeting
EE47 Lecture 6 This lecture is taped on Wed. Nov. 8 th due to conflict of regular class hours with a meeting Any questions regarding this lecture could be discussed during regular office hours or in class
More informationEE247 Lecture 22. Figures of merit (FOM) and trends for ADCs How to use/not use FOM. EECS 247 Lecture 22: Data Converters 2004 H. K.
EE247 Lecture 22 Pipelined ADCs Combining the bits Stage implementation Circuits Noise budgeting Figures of merit (FOM) and trends for ADCs How to use/not use FOM Oversampled ADCs EECS 247 Lecture 22:
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative EE247 Final exam: Date: Mon. Dec. 18 th Time: 12:30pm-3:30pm Location: 241 Cory Hall Extra office hours: Thurs. Dec. 14 th, 10:30am-12pm Closed book/course notes No calculators/cell
More informationEE247 Lecture 23. Advanced calibration techniques. Compensating inter-stage amplifier non-linearity Calibration via parallel & slow ADC
EE247 Lecture 23 Pipelined ADCs Combining the bits Stage implementation Circuits Noise budgeting Advanced calibration techniques Compensating inter-stage amplifier non-linearity Calibration via parallel
More informationEE247 Midterm Exam Statistics
EE247 Lecture 22 Pipelined ADCs (continued) Effect gain stage, sub-dac non-idealities on overall ADC performance Digital calibration (continued) Correction for inter-stage gain nonlinearity Implementation
More informationEE247 Lecture 23. EECS 247 Lecture 23 Pipelined ADCs 2008 H.K. Page 1. Pipeline ADC Block Diagram DAC ADC. V res2. Stage 2 B 2.
EE247 Lecture 23 Pipelined ADCs (continued) Effect gain stage, sub-dac non-idealities on overall ADC performance Digital calibration (continued) Correction for inter-stage gain nonlinearity Implementation
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative Project submission: Project reports due Dec. 5th Please make an appointment with the instructor for a 15minute meeting on Monday Dec. 8 th Prepare to give a 3 to 7 minute
More informationEE247 Lecture 27. EE247 Lecture 27
EE247 Lecture 27 Administrative EE247 Final exam: Date: Wed. Dec. 19 th Time: 12:30pm-3:30pm Location: 70 Evans Hall Extra office hours: Thurs. Dec. 13 th, 10:am2pm Closed course notes/books No calculators/cell
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative Final exam: Date: Tues. Dec. 13 th Time: 12:3pm-3:3pm Location: 285 Cory Office hours this week: Tues: 2:3p to 3:3p Wed: 1:3p to 2:3p (extra) Thurs: 2:3p to 3:3p Closed
More informationEE247 Lecture 24. EE247 Lecture 24
EE247 Lecture 24 Administrative EE247 Final exam: Date: Wed. Dec. 15 th Time: -12:30pm-3:30pm- Location: 289 Cory Closed book/course notes No calculators/cell phones/pdas/computers Bring one 8x11 paper
More informationTones. EECS 247 Lecture 21: Oversampled ADC Implementation 2002 B. Boser 1. 1/512 1/16-1/64 b1. 1/10 1 1/4 1/4 1/8 k1z -1 1-z -1 I1. k2z -1.
Tones 5 th order Σ modulator DC inputs Tones Dither kt/c noise EECS 47 Lecture : Oversampled ADC Implementation B. Boser 5 th Order Modulator /5 /6-/64 b b b b X / /4 /4 /8 kz - -z - I kz - -z - I k3z
More informationEE247 Lecture 25. Oversampled ADCs (continued)
EE247 Lecture 25 Oversampled ADCs (continued) Higher order ΣΔ modulators Last lecture Cascaded ΣΔ modulators (MASH) (continued) Single-loop single-quantizer modulators with multi-order filtering in the
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 5: Data Conversion ADC Background/Theory Examples Background Physical systems are typically analogue To apply digital signal processing, the analogue signal
More informationSigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC
Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC Jinseok Koh Wireless Analog Technology Center Texas Instruments Inc. Dallas, TX Outline Fundamentals for ADCs Over-sampling and Noise
More informationCascaded Noise-Shaping Modulators for Oversampled Data Conversion
Cascaded Noise-Shaping Modulators for Oversampled Data Conversion Bruce A. Wooley Stanford University B. Wooley, Stanford, 2004 1 Outline Oversampling modulators for A/D conversion Cascaded noise-shaping
More informationLecture #6: Analog-to-Digital Converter
Lecture #6: Analog-to-Digital Converter All electrical signals in the real world are analog, and their waveforms are continuous in time. Since most signal processing is done digitally in discrete time,
More informationCHAPTER. delta-sigma modulators 1.0
CHAPTER 1 CHAPTER Conventional delta-sigma modulators 1.0 This Chapter presents the traditional first- and second-order DSM. The main sources for non-ideal operation are described together with some commonly
More informationLecture 390 Oversampling ADCs Part I (3/29/10) Page 390-1
Lecture 390 Oversampling ADCs Part I (3/29/0) Page 390 LECTURE 390 OVERSAMPLING ADCS PART I LECTURE ORGANIZATION Outline Introduction Deltasigma modulators Summary CMOS Analog Circuit Design, 2 nd Edition
More informationPipeline vs. Sigma Delta ADC for Communications Applications
Pipeline vs. Sigma Delta ADC for Communications Applications Noel O Riordan, Mixed-Signal IP Group, S3 Semiconductors noel.oriordan@s3group.com Introduction The Analog-to-Digital Converter (ADC) is a key
More informationFundamentals of Data Converters. DAVID KRESS Director of Technical Marketing
Fundamentals of Data Converters DAVID KRESS Director of Technical Marketing 9/14/2016 Analog to Electronic Signal Processing Sensor (INPUT) Amp Converter Digital Processor Actuator (OUTPUT) Amp Converter
More informationAnalog to Digital Conversion
Analog to Digital Conversion Florian Erdinger Lehrstuhl für Schaltungstechnik und Simulation Technische Informatik der Uni Heidelberg VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg
More informationESE 531: Digital Signal Processing
ESE 531: Digital Signal Processing Lec 11: February 20, 2018 Data Converters, Noise Shaping Lecture Outline! Review: Multi-Rate Filter Banks " Quadrature Mirror Filters! Data Converters " Anti-aliasing
More informationECEN 610 Mixed-Signal Interfaces
Spring 2014 S. Hoyos-ECEN-610 1 ECEN 610 Mixed-Signal Interfaces Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Oversampling ADC Spring 2014 S. Hoyos-ECEN-610 2 Spring 2014 S. Hoyos-ECEN-610
More informationLecture 10, ANIK. Data converters 2
Lecture, ANIK Data converters 2 What did we do last time? Data converter fundamentals Quantization noise Signal-to-noise ratio ADC and DAC architectures Overview, since literature is more useful explaining
More informationAnalog-to-Digital Converter Survey & Analysis. Bob Walden. (310) Update: July 16,1999
Analog-to-Digital Converter Survey & Analysis Update: July 16,1999 References: 1. R.H. Walden, Analog-to-digital converter survey and analysis, IEEE Journal on Selected Areas in Communications, vol. 17,
More informationLecture 9, ANIK. Data converters 1
Lecture 9, ANIK Data converters 1 What did we do last time? Noise and distortion Understanding the simplest circuit noise Understanding some of the sources of distortion 502 of 530 What will we do today?
More informationESE 531: Digital Signal Processing
ESE 531: Digital Signal Processing Lec 12: February 21st, 2017 Data Converters, Noise Shaping (con t) Lecture Outline! Data Converters " Anti-aliasing " ADC " Quantization " Practical DAC! Noise Shaping
More informationBandPass Sigma-Delta Modulator for wideband IF signals
BandPass Sigma-Delta Modulator for wideband IF signals Luca Daniel (University of California, Berkeley) Marco Sabatini (STMicroelectronics Berkeley Labs) maintain the same advantages of BaseBand converters
More informationNOISE IN SC CIRCUITS
ECE37 Advanced Analog Circuits Lecture 0 NOISE IN SC CIRCUITS Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen Understanding of CMOS analog circuit
More informationINF4420. ΔΣ data converters. Jørgen Andreas Michaelsen Spring 2012
INF4420 ΔΣ data converters Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline Oversampling Noise shaping Circuit design issues Higher order noise shaping Introduction So far we have considered
More informationSummary Last Lecture
EE247 Lecture 23 Converters Techniques to reduce flash complexity Interpolating (continued) Folding Multi-Step s Two-Step flash Pipelined s EECS 247 Lecture 23: Data Converters 26 H.K. Page Summary Last
More information! Multi-Rate Filter Banks (con t) ! Data Converters. " Anti-aliasing " ADC. " Practical DAC. ! Noise Shaping
Lecture Outline ESE 531: Digital Signal Processing! (con t)! Data Converters Lec 11: February 16th, 2017 Data Converters, Noise Shaping " Anti-aliasing " ADC " Quantization "! Noise Shaping 2! Use filter
More informationSummary of Last Lecture
EE47 Lecture 7 DAC Converters (continued) Dynamic element matching DAC reconstruction filter ADC Converters Sampling Sampling switch considerations Thermal noise due to switch resistance Sampling switch
More informationADVANCES in VLSI technology result in manufacturing
INTL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2013, VOL. 59, NO. 1, PP. 99 104 Manuscript received January 8, 2013; revised March, 2013. DOI: 10.2478/eletel-2013-0012 Rapid Prototyping of Third-Order
More informationLecture Outline. ESE 531: Digital Signal Processing. Anti-Aliasing Filter with ADC ADC. Oversampled ADC. Oversampled ADC
Lecture Outline ESE 531: Digital Signal Processing Lec 12: February 21st, 2017 Data Converters, Noise Shaping (con t)! Data Converters " Anti-aliasing " ADC " Quantization "! Noise Shaping 2 Anti-Aliasing
More informationSummary Last Lecture
EE247 Lecture 23 Converters Techniques to reduce flash complexity Interpolating (continued) Folding Multi-Step s Two-Step flash Pipelined s EECS 247 Lecture 23: Data Converters 26 H.K. Page 1 Summary Last
More informationEE247 Lecture 16. EECS 247 Lecture 16: Data Converters- DAC Design & Intro. to ADCs 2009 Page 1
EE47 Lecture 6 D/A Converters (continued) Self calibration techniques Current copiers (last lecture) Dynamic element matching DAC reconstruction filter ADC Converters Sampling Sampling switch considerations
More informationECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter
ECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter Brian L. Young youngbr@eecs.oregonstate.edu Oregon State University June 6, 28 I. INTRODUCTION The goal of the Spring 28, ECE 627 project
More informationISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4
ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4 25.4 A 1.8V 14b 10MS/s Pipelined ADC in 0.18µm CMOS with 99dB SFDR Yun Chiu, Paul R. Gray, Borivoje Nikolic University of California, Berkeley,
More informationCascaded Noise Shaping for Oversampling A/D and D/A Conversion Bruce A. Wooley Stanford University
Cascaded Noise Shaping for Oversampling A/D and D/A Conversion Bruce A. Wooley Stanford University Bruce A. Wooley - 1 - Copyright 2005, Stanford University Outline Oversampling modulators for A-to-D conversion
More informationINTRODUCTION TO DELTA-SIGMA ADCS
ECE37 Advanced Analog Circuits Lecture INTRODUCTION TO DELTA-SIGMA ADCS Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS
More informationOversampling Converters
Oversampling Converters Behzad Razavi Electrical Engineering Department University of California, Los Angeles Outline Basic Concepts First- and Second-Order Loops Effect of Circuit Nonidealities Cascaded
More informationTelecommunication Electronics
Politecnico di Torino ICT School Telecommunication Electronics C5 - Special A/D converters» Logarithmic conversion» Approximation, A and µ laws» Differential converters» Oversampling, noise shaping Logarithmic
More informationA 2.5 V 109 db DR ADC for Audio Application
276 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.10, NO.4, DECEMBER, 2010 A 2.5 V 109 db DR ADC for Audio Application Gwangyol Noh and Gil-Cho Ahn Abstract A 2.5 V feed-forward second-order deltasigma
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Final Exam EECS 247 H. Khorramabadi Tues., Dec. 14, 2010 FALL 2010 Name: SID: Total number of
More informationMultirate DSP, part 3: ADC oversampling
Multirate DSP, part 3: ADC oversampling Li Tan - May 04, 2008 Order this book today at www.elsevierdirect.com or by calling 1-800-545-2522 and receive an additional 20% discount. Use promotion code 92562
More informationDesign of Bandpass Delta-Sigma Modulators: Avoiding Common Mistakes
Design of Bandpass Delta-Sigma Modulators: Avoiding Common Mistakes R. Jacob Baker and Vishal Saxena Department of Electrical and Computer Engineering Boise State University 1910 University Dr., ET 201
More informationEE247 Lecture 11. Example: Switched-capacitor filters in CODEC integrated circuits. Switched-capacitor filter design summary
EE47 Lecture 11 Filters (continued) Example: Switched-capacitor filters in CODEC integrated circuits Switched-capacitor filter design summary Comparison of various filter topologies New Topic: Data Converters
More informationA 98dB 3.3V 28mW-per-channel multibit audio DAC in a standard 0.35µm CMOS technology
A 98dB 3.3V 28mW-per-channel multibit audio DAC in a standard 0.35µm CMOS technology M. Annovazzi, V. Colonna, G. Gandolfi, STMicroelectronics Via Tolomeo, 2000 Cornaredo (MI), Italy vittorio.colonna@st.com
More informationMASH 2-1 MULTI-BIT SIGMA-DELTA MODULATOR FOR WLAN L 2 ( ) ( ) 1( 1 1 1
MASH 2- MULTI-BIT SIGMA-DELTA MODULATOR FOR WLAN Yu hang, Ning Xie, Hui Wang and Yejun He College of Information Engineering, Shenzhen University, Shenzhen, Guangdong 58060, China kensouren@yahoo.com.cn
More informationEE247 Lecture 11. EECS 247 Lecture 11: Intro. to Data Converters & Performance Metrics 2009 H. K. Page 1. Typical Sampling Process C.T. S.D. D.T.
EE247 Lecture Data converters Sampling, aliasing, reconstruction Amplitude quantization Static converter error sources Offset Full-scale error Differential non-linearity (DNL) Integral non-linearity (INL)
More informationCyber-Physical Systems ADC / DAC
Cyber-Physical Systems ADC / DAC ICEN 553/453 Fall 2018 Prof. Dola Saha 1 Analog-to-Digital Converter (ADC) Ø ADC is important almost to all application fields Ø Converts a continuous-time voltage signal
More informationA/D Conversion and Filtering for Ultra Low Power Radios. Dejan Radjen Yasser Sherazi. Advanced Digital IC Design. Contents. Why is this important?
1 Advanced Digital IC Design A/D Conversion and Filtering for Ultra Low Power Radios Dejan Radjen Yasser Sherazi Contents A/D Conversion A/D Converters Introduction ΔΣ modulator for Ultra Low Power Radios
More informationData Converter Topics. Suggested Reference Texts
Data Converter Topics Basic Operation of Data Converters Uniform sampling and reconstruction Uniform amplitude quantization Characterization and Testing Common ADC/DAC Architectures Selected Topics in
More informationData Conversion Techniques (DAT115)
Data Conversion Techniques (DAT115) Hand in Report Second Order Sigma Delta Modulator with Interleaving Scheme Group 14N Remzi Yagiz Mungan, Christoffer Holmström [ 1 20 ] Contents 1. Task Description...
More informationChapter 2: Digitization of Sound
Chapter 2: Digitization of Sound Acoustics pressure waves are converted to electrical signals by use of a microphone. The output signal from the microphone is an analog signal, i.e., a continuous-valued
More informationChapter 2 Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL
Chapter 2 Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL 2.1 Background High performance phase locked-loops (PLL) are widely used in wireless communication systems to provide
More informationElectronics A/D and D/A converters
Electronics A/D and D/A converters Prof. Márta Rencz, Gábor Takács, Dr. György Bognár, Dr. Péter G. Szabó BME DED December 1, 2014 1 / 26 Introduction The world is analog, signal processing nowadays is
More informationEE247 Lecture 27 Today:
EE247 Lecture 27 Today: ΣΔ Modulator (continued) Examples of systems utilizing analog-digital interface circuitry Acknowledgements EECS 247 Lecture 27: Oversampled ADCs Cont'd & Final Remarks 2005 H. K.
More informationIntegrated Microsystems Laboratory. Franco Maloberti
University of Pavia Integrated Microsystems Laboratory Power Efficient Data Convertes Franco Maloberti franco.maloberti@unipv.it OUTLINE Introduction Managing the noise power budget Challenges of State-of-the-art
More information6.976 High Speed Communication Circuits and Systems Lecture 17 Advanced Frequency Synthesizers
6.976 High Speed Communication Circuits and Systems Lecture 17 Advanced Frequency Synthesizers Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott Bandwidth Constraints
More informationRELAXED TIMING ISSUE IN GLOBAL FEEDBACK PATHS OF UNITY- STF SMASH SIGMA DELTA MODULATOR ARCHITECTURE
RELAXED TIMING ISSUE IN GLOBAL FEEDBACK PATHS OF UNITY- STF SMASH SIGMA DELTA MODULATOR ARCHITECTURE Mehdi Taghizadeh and Sirus Sadughi Department of Electrical Engineering, Science and Research Branch,
More informationArchitectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters
0 Architectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters F. Maloberti University of Pavia - Italy franco.maloberti@unipv.it 1 Introduction Summary Sigma-Delta
More informationSecond-Order Sigma-Delta Modulator in Standard CMOS Technology
SERBIAN JOURNAL OF ELECTRICAL ENGINEERING Vol. 1, No. 3, November 2004, 37-44 Second-Order Sigma-Delta Modulator in Standard CMOS Technology Dragiša Milovanović 1, Milan Savić 1, Miljan Nikolić 1 Abstract:
More informationEE247 Lecture 9. Sampling Sine Waves Frequency Spectrum
EE247 Lecture 9 Switched-capacitor filters (continued) Example of anti-aliasing prefilter for S.. filters Switched-capacitor network electronic noise Switched-capacitor integrators DDI integrators LDI
More informationAdvanced AD/DA converters. ΔΣ DACs. Overview. Motivations. System overview. Why ΔΣ DACs
Advanced AD/DA converters Overview Why ΔΣ DACs ΔΣ DACs Architectures for ΔΣ DACs filters Smoothing filters Pietro Andreani Dept. of Electrical and Information Technology Lund University, Sweden Advanced
More informationDesign Examples. MEAD March Richard Schreier. ANALOG DEVICES R. SCHREIER ANALOG DEVICES, INC.
Design Examples MEAD March 008 Richard Schreier Richard.Schreier@analog.com ANALOG DEVICES Catalog nd -Order Lowpass Architecture: Single-bit, switched-capacitor Application: General-purpose, low-frequency
More informationDesign and Implementation of a Sigma Delta ADC By: Moslem Rashidi, March 2009
Design and Implementation of a Sigma Delta ADC By: Moslem Rashidi, March 2009 Introduction The first thing in design an ADC is select architecture of ADC that is depend on parameters like bandwidth, resolution,
More informationAdministrative. Questions can also be asked via . EECS 247- Lecture 26 Bandpass Oversampled ADCs- Systems 2009 Page 1.
Administrative Project : Discussions & report submission on Frid. Dec. 4 th (make appointment via sign-up sheet) Student presentations Dec. 3 rd & Dec. 8 th Office hours @ 567 Cory : Tues. Dec. 8 th, 4
More informationLOW SAMPLING RATE OPERATION FOR BURR-BROWN
LOW SAMPLING RATE OPERATION FOR BURR-BROWN TM AUDIO DATA CONVERTERS AND CODECS By Robert Martin and Hajime Kawai PURPOSE This application bulletin describes the operation and performance of Burr-Brown
More informationFUNDAMENTALS OF ANALOG TO DIGITAL CONVERTERS: PART I.1
FUNDAMENTALS OF ANALOG TO DIGITAL CONVERTERS: PART I.1 Many of these slides were provided by Dr. Sebastian Hoyos January 2019 Texas A&M University 1 Spring, 2019 Outline Fundamentals of Analog-to-Digital
More informationOversampling Data Converters Tuesday, March 15th, 9:15 11:40
Oversampling Data Converters Tuesday, March 15th, 9:15 11:40 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 15th of March:
More informationNPTEL. VLSI Data Conversion Circuits - Video course. Electronics & Communication Engineering.
NPTEL Syllabus VLSI Data Conversion Circuits - Video course COURSE OUTLINE This course covers the analysis and design of CMOS Analog-to-Digital and Digital-to-Analog Converters,with about 7 design assigments.
More informationElectronic Noise. Analog Dynamic Range
Electronic Noise Dynamic range in the analog domain Resistor noise Amplifier noise Maximum signal levels Tow-Thomas Biquad noise example Implications on power dissipation EECS 247 Lecture 4: Dynamic Range
More informationEE247 Lecture 20. Comparator architecture examples Flash ADC sources of error Sparkle code Meta-stability
EE247 Lecture 2 ADC Converters ADC architectures (continued) Comparator architectures Latched comparators Latched comparators incorporating preamplifier Sample-data comparators Offset cancellation Comparator
More informationDesign And Simulation Of First Order Sigma Delta ADC In 0.13um CMOS Technology Jaydip H. Chaudhari PG Student L. C. Institute of Technology, Bhandu
Design And Simulation Of First Order Sigma Delta ADC In 0.13um CMOS Technology Jaydip H. Chaudhari PG Student L. C. Institute of Technology, Bhandu Gireeja D. Amin Assistant Professor L. C. Institute of
More informationAnalog and Telecommunication Electronics
Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics D6 - High speed A/D converters» Spectral performance analysis» Undersampling techniques» Sampling jitter» Interleaving
More informationHow to turn an ADC into a DAC: A 110dB THD, 18mW DAC using sampling of the output and feedback to reduce distortion
How to turn an ADC into a DAC: A 110dB THD, 18mW DAC using sampling of the output and feedback to reduce distortion Axel Thomsen, Design Manager Silicon Laboratories Inc. Austin, TX 1 Why this talk? A
More informationSIGMA-DELTA CONVERTER
SIGMA-DELTA CONVERTER (1995: Pacífico R. Concetti Western A. Geophysical-Argentina) The Sigma-Delta A/D Converter is not new in electronic engineering since it has been previously used as part of many
More informationEE 230 Lecture 39. Data Converters. Time and Amplitude Quantization
EE 230 Lecture 39 Data Converters Time and Amplitude Quantization Review from Last Time: Time Quantization How often must a signal be sampled so that enough information about the original signal is available
More informationAnalog and Telecommunication Electronics
Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics D1 - A/D/A conversion systems» Sampling, spectrum aliasing» Quantization error» SNRq vs signal type and level»
More informationWideband Sampling by Decimation in Frequency
Wideband Sampling by Decimation in Frequency Martin Snelgrove http://www.kapik.com 192 Spadina Ave. Suite 218 Toronto, Ontario, M5T2C2 Canada Copyright Kapik Integration 2011 WSG: New Architectures for
More informationAnalog to Digital Converters
Analog to Digital Converters ADC review ADC Types Pipelined Data Converter Design Basic concepts eview existing approaches Pipelined Design Strategies 1 Analog to Digital Converters Most widely used mixed-signal
More informationAdministrative. No office hour on Thurs. this week Instead, office hour 3 to 4pm on Wed.
Administrative No office hour on Thurs. this week Instead, office hour 3 to 4pm on Wed. EECS 247 Lecture 2 Nyquist Rate ADC: Architecture & Design 27 H.K. Page EE247 Lecture 2 ADC Converters Sampling (continued)
More informationNational Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer
National Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer Kaustubh Wagle and Niels Knudsen National Instruments, Austin, TX Abstract Single-bit delta-sigma
More information2. ADC Architectures and CMOS Circuits
/58 2. Architectures and CMOS Circuits Francesc Serra Graells francesc.serra.graells@uab.cat Departament de Microelectrònica i Sistemes Electrònics Universitat Autònoma de Barcelona paco.serra@imb-cnm.csic.es
More informationThe Real World is Analog ADC are necessary to convert the real world signals (analog) into the digital form for easy processing. Digital Processing
Data Converters The Real World is Analog ADC are necessary to convert the real world signals (analog) into the digital form for easy processing ADC Digital Processing (Computer, DSP...) DAC Real World:
More informationISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.3
ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.3 25.3 A 96dB SFDR 50MS/s Digitally Enhanced CMOS Pipeline A/D Converter K. Nair, R. Harjani University of Minnesota, Minneapolis, MN Analog-to-digital
More informationChapter 2 DDSM and Applications
Chapter DDSM and Applications. Principles of Delta-Sigma Modulation In order to explain the concept of noise shaping in detail, we start with a stand-alone quantizer (see Fig..a) with a small number of
More informationEE247 Lecture 15. EE247 Lecture 15
EE47 Lecture 5 Administrative issues Midterm exam postponed to Tues. Oct. 8th o You can only bring one 8x paper with your own written notes (please do not photocopy) o No books, class or any other kind
More informationDesign of Pipeline Analog to Digital Converter
Design of Pipeline Analog to Digital Converter Vivek Tripathi, Chandrajit Debnath, Rakesh Malik STMicroelectronics The pipeline analog-to-digital converter (ADC) architecture is the most popular topology
More information24-Bit, 312 ksps, 109 db Sigma-Delta ADC with On-Chip Buffers and Serial Interface AD7764
24-Bit, 312 ksps, 19 db Sigma-Delta ADC with On-Chip Buffers and Serial Interface AD7764 FEATURES High performance 24-bit - ADC 115 db dynamic range at 78 khz output data rate 19 db dynamic range at 312
More informationA K-Delta-1-Sigma Modulator for Wideband Analog-to-Digital Conversion
A K-Delta-1-Sigma Modulator for Wideband Analog-to-Digital Conversion Abstract : R. Jacob Baker and Vishal Saxena Department of Electrical and Computer Engineering Boise State University jbaker@boisestate.edu
More informationDesign of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications
RESEARCH ARTICLE OPEN ACCESS Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications Sharon Theresa George*, J. Mangaiyarkarasi** *(Department of Information and Communication
More informationAppendix A Comparison of ADC Architectures
Appendix A Comparison of ADC Architectures A comparison of continuous-time delta-sigma (CT ), pipeline, and timeinterleaved (TI) SAR ADCs which target wide signal bandwidths (greater than 100 MHz) and
More informationNew RF-to-Digital Architectures for Broadband Communication Systems
New RF-to-Digital Architectures for Broadband Communication Systems Department of ECE, Texas A&M University Barcelona, May 2012 Barcelona -1- May 2012 Outline Introduction Multi-standard receivers: Front-End
More informationEnhancing Analog Signal Generation by Digital Channel Using Pulse-Width Modulation
Enhancing Analog Signal Generation by Digital Channel Using Pulse-Width Modulation Angelo Zucchetti Advantest angelo.zucchetti@advantest.com Introduction Presented in this article is a technique for generating
More information