Advanced Operational Amplifiers

Save this PDF as:
 WORD  PNG  TXT  JPG

Size: px
Start display at page:

Download "Advanced Operational Amplifiers"

Transcription

1 IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage opamps in many commercial ICs Modern opamps gaining in popularity Advanced current mirrors Folded-cascode opamps Current-mirror opamps Fully-differential opamps: better noise rejection Current-feedback opamps: large gain-bandwidth product

2 IsLab Analog Integrated Circuit Design OPA2-2 Wide-Swing Cascode Current Mirrors Output-impedance degradation by short-channel effects R o enhancement by cascoding: limits signal swing Q 4 lowers V DS of Q 3 to match to V DS of Q 2 : I o = I i Q 2 and Q 3 biased at the edge of the active region. Effective gate-source voltages for = I i = I o = I D3 2I D3 V eff = V eff2 = V eff3 = µ n C ox (W/L) V eff5 = (n 1)V eff, V eff1 = V eff4 = nv eff V G1 = V G4 = V G5 V eff5 V tn = (n 1)V eff V tn IsLab Analog Integrated Circuit Design OPA2-3 A wide-swing cascode current mirror with two-transistor diode-connected circuit (whose input resistance 1/g m ) I i I o = I i W (n 1) 2 L Q 4 W n 2 L W L Q 1 V o 0.4 V Q 3 Q 2

3 IsLab Analog Integrated Circuit Design OPA2-4 Minimum allowable output voltage for n = 1 V DS2 = V DS3 = V G5 V GS1 = V G5 (V eff1 V tn ) = V eff V o V eff1 V DS2 = (n 1)V eff = 2V eff V To ensure that all transistors are in the active region V DS4 = V G3 V DS3 = (V eff V tn ) V eff = V tn > V eff4 = nv eff V tn > nv eff V Take (W/L) 5 smaller to bias Q 2 and Q 3 with slightly larger V DS than the minimum no sharp boundary between linear and active regions, body effect of Q 1 and Q 4 (V SB > 0, V t1, V GS1, V DS2 ) V DS2 V eff ( ) V L 2 = 2.5λ and L 1 = 4λ (twice L min ) to reduce short-channel effects (V DS2 < V DS1 ) and maximize the pole frequency (ω p2 1/L, 1/L 2 ) IsLab Analog Integrated Circuit Design OPA2-5 Wide-Swing Constant-g m Bias Circuit Minimizes most of second-order imperfections caused by the finite-output impedance without greatly restricting signal swings. n-channel wide-swing cascode current mirror: Q 1 p-channel wide-swing cascode current mirror: Q 6 Q 10 Cascode bias circuit: Q 11 Q 14 Start-up circuit: Q 15 Q 18 This bias circuit for stabilized g m s allows the performance of realized opamps to be accurately predicted using moderately simple equations. This constant-g m bias circuit had been realized and verified for a 0.8-µm CMOS technology, and is very important in analog design.

4 IsLab Analog Integrated Circuit Design OPA2-6 A wide-swing constant-g m bias circuit: small W/L for Q 18 Q 7 Q 11 Q 8 V bp Q 6 Q 12 Q 10 Q 18 Q 9 V cp Q 16 Q 15 Q 1 Q 4 Q 13 Q 17 V cn Q 2 R B 5 kω Q 3 Q 14 V bn IsLab Analog Integrated Circuit Design OPA2-7 Enhanced Output-Impedance Mirrors Cascode current mirror with regulated cascode transistor to increase output resistance R o gain boosting Basic idea is to use a negative feedback amplifier to keep V DS of Q 2 as stable as possible I o is less sensitive to the output signal. R o = [g m1 r ds1 (1 A) 1]r ds2 r ds1 g m1 r ds1 r ds2 (1 A) Practical limitation of R o by a parasitic conductance between the drain of Q 1 and its substrate due to short-channel effects substrate current by impact ionization Reduced enhancement for bipolar transistors due to the base current Need for local compensation capacitors to prevent ringing and substantial increase of settling time for large signal transients

5 IsLab Analog Integrated Circuit Design OPA2-8 An enhanced output-impedance current mirror R o I i V B A Q 1 Av ds2 v gs1 g m1 v gs1 r ds1 Q 3 Q 2 r ds2 Circuit equations for regulated cascode current mirror: R o = v t /i t v gs1 = Av ds2 v ds2 = (1 A)v ds2 = (1 A)r ds2 i t i t = g m1 v gs1 (v t r ds2 i t )/r ds1 v t = (r ds1 r ds2 )i t g m1 r ds1 v gs1 = [r ds1 r ds2 (1A)g m1 r ds1 r ds2 ]i t IsLab Analog Integrated Circuit Design OPA2-9 Säckinger Realization of Enhanced R o Mirrors The feedback amplifier is realized by CS amplifiers: A g m3 r ds3 /2 gm3 r ds3 R o = (g m1 r ds1 )r ds2 = g m1g m3 r ds1 r ds2 r ds3 2 2 The signal swing is significantly reduced due to the feedback amplifier. V DS5 V DS2 = V GS3 = V eff3 V tn V eff2 I i 2 1 I o Q 4 Q 1 Q 6 Q 3 Q 2

6 IsLab Analog Integrated Circuit Design OPA2-10 Wide-Swing Current Mirror with Enhanced R o Diode-connected transistors Q 4 and Q 8 are used as dc level shifters. All transistors are biased with the same current density and the same V eff except for Q 3 and Q 7 : V eff = 2I D /µ n C ox (W/L) I i = 7, V eff3 = V eff7 = 2V eff V DS2 = V G3 V GS4 = (2V eff V tn ) (V eff V tn ) = V eff Power dissipation of this mirror with the shown W/L values would be almost doubled over that of a classical cascode mirror. Power dissipation can be reduced at the expense of speed by biasing the enhancement circuitry (Q 3, Q 4, Q 7, Q 8 ) at lower current density. IsLab Analog Integrated Circuit Design OPA2-11 A wide-swing current mirror with enhanced output impedance I i I o Q 1 70 Q 7 Q 8 Q 4 Q Q 6 Q

7 IsLab Analog Integrated Circuit Design OPA2-12 A modified version of wide-swing enhanced output-impedance mirror: slightly mismatching, but less area, instability, and power dissipation Bias circuit I i 4 I o = I i V cn Q 1 70 Q 4 Q Q 7 Q 6 Q IsLab Analog Integrated Circuit Design OPA2-13 Folded-Cascode Opamp Modern CMOS opamps are designed to drive only capacitive loads. No voltage buffer higher speed and larger signal swing. Only a single high-impedance node at the output of an opamp. The admittance at all other node is on the order of g m. The speed of the opamp is maximized by having all internal node of low impedance reduced voltage signals and large current signals current-mode opamps (ω H 1/ τ i = 1/ R io C i ). The compensation is usually achieved by the load capacitance: larger, more stable but slower. These opamps = operational transconductance amplifiers (OTAs)

8 IsLab Analog Integrated Circuit Design OPA2-14 Q 1, Q 2 = differential transistors, Q 6 = cascode transistors dc level shifters A single stage with a high gain of 3000 due to the high output resistance by cascoding Q 7 Q 10 = Wilson, cascode, or wide-swing current mirror Q 12, Q 13 = clamp transistors: to increase the slew rate and recover quickly from slewing as clamping the drain voltages of Q 1 and Q 2 Dominant pole compensation by or an additional capacitor Lead compensation by a resistor placed in series with Bias current of cascode transistors is derived by a current subtraction 1, 2 from the same bias circuit using replication principle IsLab Analog Integrated Circuit Design OPA2-15 A folded-cascode operational amplifier with clamp transistors Q 12 Q 11 Q 3 Q 4 Q 13 1 Q 14 Q 6 V o V i Q 1 Q 2 V i Q 15 2 Q 7 V B Q 8 Q 16 Q 17 Q 9 Q 10

9 IsLab Analog Integrated Circuit Design OPA2-16 Small Signal Analysis Two signal paths have slightly different transfer functions due to poles and zeros caused by the current mirror. For an nmos mirror, a pole-zero doublet occurs at frequencies greater than ω ta and can be ignored. Ignoring HF poles and zeros (ω p2 ω ta ) and assuming that g m5 and g m6 are much larger than g ds3 and g ds4, the transfer function is given by A V = V o g m1 Z L (s) = g m1r o R o = g mrd 2 g «mrd 2 V i 1 sr o 3 2 The unity-gain frequency of the opamp ω ta g p m1 2ID1 µ n C ox (W/L) 1 = Maximizing g m1 maximizes the unity-gain bandwidth ω ta for the given load capacitance (dominant pole). IsLab Analog Integrated Circuit Design OPA2-17 g m1 is maximized by using wide nmost and larger bias current than that of cascode and mirror MOSTs of the output node maximizes R o and dc gain, better thermal noise performance (v 2 n = 4kT 2 3g m ) A practical upper limit on the ratio of I D1 to I D5 might be around 4 due to biasing by current subtraction. Lead compensation by a resistor R C : chosen to place a zero at 1.2ω ta A V = g m1 1/R o 1/(R C 1/s ) g m1(1 sr C ) s The second poles are primarily due to the time constants introduced by the resistances and parasitic capacitances at the sources of the p-channel cascode transistors: C s6, R s6 = 1 g m6 (1 R L /r ds6 )

10 IsLab Analog Integrated Circuit Design OPA2-18 Slew Rate A large differential input voltage Q 1 to be turned on hard, Q 2 to be turned off I D4 will be directed through Q 6 into. SR = I D4 Since designing 2 > I D3, both Q 1 and the current source 2 will go into the triode region: I D3 = I D1 = I D17. The source and drain voltage of Q 1 approaches V SS to decrease 2. When coming out of slewing, the source and drain voltage of Q 1 must slew back to a voltage close to V DD. This additional slewing time greatly increases the transient times and the distortion for switched-capacitor applications. IsLab Analog Integrated Circuit Design OPA2-19 Clamp transistors Q 12, Q 13 are turned off during normal operation. Their main purpose is to clamp the drain voltages of Q 1 or Q 2 so they don t change as much during slewing. A second effect dynamically increases the bias currents of Q 3 and Q 4 during slewing. Q 12 conducts with the current coming from Q 11. The current increase in Q 11 causes the currents in Q 3 and Q 4 to also increase until the sum of the currents Q 3 and Q 12 is equal to 2. The increase in bias current of Q 4 results in an increase of the maximum current available for charging.

11 IsLab Analog Integrated Circuit Design OPA2-20 Current-Mirror Opamp Another popular opamp for driving on-chip capacitive loads All nodes are low impedance except for the output node. A reasonable overall gain can be achieved by using good current mirrors with high output impedance. Approximate transfer function for current gain K Unity-gain frequency A V = V o V i = Kg m1 Z L (s) = Kg m1r o 1 sr o ω ta Kg m1 = K 2ID1 µ n C ox (W/L) 1 IsLab Analog Integrated Circuit Design OPA2-21 A current-mirror opamp with wide-swing cascode current mirrors: I D12 = KI D11 = KI D1 = K /2 Q 6 V B2 Q 7 V B2 Q 8 Q 3 Q 4 Q 9 Q 10 V B1 V o V i Q 1 Q 2 V i Q 11 Q 12 Q 13 Q 14

12 IsLab Analog Integrated Circuit Design OPA2-22 Total current is known for a given power-supply voltages and P D. I t = (3 K)I D1 = P D /(V DD V SS ) For larger values of K, the opamp transconductance G m Kg m1 is larger, ω ta is also larger if not limited by high-frequency poles, and the dc gain A 0 is larger for fixed I t. ω ta = Kg m1 G m = K 3 K 2It µ n C ox (W/L) 1 R o g m10r 2 ds10 2 = = 2KID1 µ p C ox K(W/L) 1 2 2µp C ox (W/L) 1 2 V 2 A K(I D1 ) 3/2 V 2 A (KI D1 ) 2 A 0 = Kg m1 R o = (3 K) µ n µ p C ox (W/L) 1 V 2 A I t IsLab Analog Integrated Circuit Design OPA2-23 A practical upper limit on K might be around five. The important nodes to determine the nondominant poles are the drain of Q 1 primarily, and the drains of Q 2 and Q 9 secondly. For given I t, increasing K (I D1, W 8 ) increases the time constant of these nodes. The second pole moves to lower frequencies. For high speed operation, K might be taken as small as one. K = 2 might be a reasonable compromize for general purpose. Slew rate of the current-mirror opamp SR = K For K = 4, 4/5 of the total bias current will be available for charging or discharging during slewing 4 /( ).

13 IsLab Analog Integrated Circuit Design OPA2-24 This result gives a current-mirror opamp superior slew rates even when compared to a folded-cascode opamp with clamp transistors. No large voltage transients due to low impedance nodes. For the larger bandwidth and slew rate, the current-mirror opamp is usually preferred over a folded-cascode opamp. However, CMO will suffer from larger thermal noise (smaller g m ) because input transistors are biased at a lower proportion of I t. Example 6.3: analysis for transistor sizes given in Table 6.2 (1) K = 2, I D1 = I t /(3 K) = (P D /5)/5 = 80 µa (2) g m1 = 2I D1 µ n C ox (W/L) 1 = 1.7 ma/v (3) f ta = Kg m1 /2π = 54 MHz (4) SR = K / = K2I D1 / = 32 V/µs IsLab Analog Integrated Circuit Design OPA2-25 Linear Settling Time Time constant for linear settling time: affected by both the feedback factor β and the effective load capacitance, 0.1% t s = 7τ τ = 1 ω 3dB = 1 βω ta, ω ta = g m1 C C, g m1, Kg m1 Feedback factor by return ratio analysis: C C = compensation capacitance, C p = input capacitance of opamp (parasitic switch) β = 1/s(C 1 C p ) 1/s(C 1 C p ) 1/sC 2 = C 2 C 1 C 2 C p Effective load capacitance: C i = input capacitance of the next stage = C i C C C 2(C 1 C p ) C 1 C 2 C p

14 IsLab Analog Integrated Circuit Design OPA2-26 Fully Differential Opamps Balanced circuits: symmetric and differential inputs and outputs Rejection of common-mode noise from the substrate and switches But can not reject a differential noise by voltage-dependent nonlinearities that cause more noise to feed into one signal path than the other. One drawback is that a common-mode feedback circuit must be added. The design of a good CMFB circuit is not trivial: the speed performance comparable to the differential path, the limitation of continuous-time CMFB circuits on maximum allowable signal, the glitch injection and increase of load capacitance for switched-capacitor CMFB circuits. Slew-rate reduction due to fixed-bias currents in output current mirror Regardless of limitations, differential designs are becoming more popular. IsLab Analog Integrated Circuit Design OPA2-27 Fully Differential Folded-Cascode Opamp Cascode current sources: Q 7 and Q 8, Q 9 and Q 10 The CMFB circuit will detect the average of two output signals. The negative slew rate is limited by the bias currents of Q 9 or Q 10. Clamp transistors Q 11, Q 12 to minimize transient voltage changes. Drain nodes of the input devices will be responsible for the second pole each signal path consists of only this and output nodes. The complementary topology with nmos as cascode transistor is often a reasonable choice for high-speed designs. But the dc gain would become smaller due to the input transistors of pmos.

15 IsLab Analog Integrated Circuit Design OPA2-28 A fully differential folded-cascode opamp Q 11 V B1 Q 12 Q 3 Q 4 V B2 Q 6 V i Q 1 Q 2 V i V o Q 7 V B3 Q 8 CMFB circuit V B4 Q 13 Q 9 Q 10 IsLab Analog Integrated Circuit Design OPA2-29 Fully Differential Current-Mirror Opamp Topology selection: whether the dc gain or bandwidth is more important, whether or second pole is limiting the bandwidth. nmos input transistors: larger dc gain, lower thermal noise. pmos input transistors: larger bandwidth, lower 1/f noise. For a general-purpose fully differential opamp: large pmos input transistors, a current gain of K = 2, and wide-swing enhanced output-impedance cascode mirrors and current sources. The negative slew rate is limited by the bias currents of Q 13 or Q 14. It is possible to modify the designs to improve slew rate at the expense of small-signal performances using additional circuitry.

16 IsLab Analog Integrated Circuit Design OPA2-30 A fully differential current-mirror opamp Q 6 V B2 Q 7 V B2 Q 8 Q 3 Q 4 Q 9 Q 10 V o V i Q 1 Q 2 V i Q 11 V B1 Q 12 CMFB circuit Q 13 Q 14 IsLab Analog Integrated Circuit Design OPA2-31 Alternative Fully Differential Opamps A fully differential current-mirror opamp with bidirectional output drive: four current mirrors having two outputs for sourcing and sinking. For a large differential input, the current going into V o will be K, and the current being sinked from V o will also be K due to other mirror. A class AB fully differential current-mirror opamp: low power, two differential pairs connected in parallel, a differential pair Q 3, Q 4, a level shifter (Q 1 : source follower, Q 2 : diode), small (class AB). For a large differential input voltage, the pair Q 3, Q 4 turns off, while the current through the pair Q 7, Q 8 increases dynamically due to a lowered gate voltage of Q 7 a very large slew-rate performance, but a major problem for low supply voltage due to V CM 2V GS V eff = 2V t 3V eff Level shifters noise increase, lowering second poles by parasitics

17 IsLab Analog Integrated Circuit Design OPA2-32 A fully differential current-mirror opamp with bidirectional output drive: the CMFB circuit is not shown. K : 1 1 : K 1 : 1 1 : 1 V i Q 1 Q 2 V i V o V o K : 1 1 : K IsLab Analog Integrated Circuit Design OPA2-33 A class AB fully differential opamp: the CMFB circuit is not shown. K : 1 1 : K Q 1 V i Q 8 Q 4 V i V o Q 2 Q 3 Q 7 Q 6 V o K : 1 1 : K

18 IsLab Analog Integrated Circuit Design OPA2-34 A fully differential opamp composed of two single ouput opamps v i Av i v o v i Av i v o Single output Differential output v i Av i v o v i v o Balanced differential output Implementation IsLab Analog Integrated Circuit Design OPA2-35 A fully differential opamp having rail-to-rail ICMR: G m < 15% I 2 M 2 I 3 I 3 V bp Q 6 Q 9 Q 10 V B1 Q 1 Q 2 Q 3 Q 4 V i V o V o V i V B2 Q 7 Q 8 M 1 V bn I 1 I 4 I 4

19 IsLab Analog Integrated Circuit Design OPA2-36 Common-Mode Feedback Circuits The CMFB circuitry is often the most difficult part of the opamp to design two approaches (continuous time, switched capacitor) Continuous-time approach: limitation on signal swing, dependence of CM voltage V CM on signal due to finite CMRR, circuit nonlinearity, and device mismatch unstability of common-mode loop For input differential signal V d, I D1 = I D3 and I D2 = I D4 assuming V CM (V o V o )/2 = 0, CMRR = (I D depends only on V d ) I D5 = I D2 I D3 = ( /2 I) ( /2 I) = Thus I D5 will not change even when large differential signal voltages are present. If V C is used to control the bias voltages of the output stage, the bias currents in the output stage will be independent of whether the input differential signal is present or not. IsLab Analog Integrated Circuit Design OPA2-37 A continuous-time CMFB circuit: V CM = 0, V C = control voltage V o Q 1 Q 2 Q 3 Q 4 V o V C Q 6

20 IsLab Analog Integrated Circuit Design OPA2-38 If a positive CM voltage is present, this voltage will cause both I D2 and I D3 to increase, which causes V C to increase. This voltage will increase the current of nmos current sources at the output stage, which will cause the CM voltage to decrease and return to zero. A modified CMFB circuit having twice the common-mode gain and 0.01% linearity. If a positive common-mode voltage is present, the drain current of will be 4 I instead of 2 I. A alternative continuous-time CMFB circuit: less signal swing due to dc level shift, more difficult to compensate owing to additional nodes. The phase margin and step response of the common-mode loop should be verified by simulation for unstability by CM signals. Designing continuous-time CMFB circuits that are both linear and operate with low supply voltage is an area of continuing research. IsLab Analog Integrated Circuit Design OPA2-39 A modified CMFB circuit having twice the common-mode gain V o Q 1 Q 2 Q 3 Q 4 V o V C Q 7 Q 6

21 IsLab Analog Integrated Circuit Design OPA2-40 A continuous-time CMFB circuit with accurate output balancing: V CM = V BAL, linear detection of V CM by two identical resistors V GS1 = V GS2 V o Q 1 Q 2 V o 20 kω 20 kω 1.5 pf 1.5 pf V ref Q 3 Q 4 V A V A = V CM V GS1 V C Q 6 V ref = V BAL V GS1 V BAL = 0, V o = V o IsLab Analog Integrated Circuit Design OPA2-41 A Switched-Capacitor CMFB Circuit Use for larger output signal swing and linear detection of V CM Capacitors C C generate the average V CM of the output voltages. This circuit acts like a simple RC low-pass filter having a dc input signal V B : in steady state v C = V CM V B, C S = ( )C C V R φ 1 φ 2 v o v o φ 2 φ 1 V R V B v 1 C S v 2 C C v 3 C C v 4 C S M 1 v C

22 IsLab Analog Integrated Circuit Design OPA2-42 Analysis of Switched-Capacitor CMFB Circuit Analysis by conservation of charge: q(φ 1 ) = q(φ 2 ) Phase φ 1 : v 1 = v 4 = V B V R, v C = v o v 2 = v o v 3 Phase φ 2 : short (v 1 = v 2, v 3 = v 4 ), steady state (v 2 = v 2, v 3 = v 3) C S v 1 C C v 2 C C v 3 C S v 4 = C S v 1 C C v 2 C C v 3 C S v 4 2C S (V B V R ) C C (v 2 v 3 ) = (C C C S )(v 2 v 3 ) v 2 v 3 = 2(V B V R ), v C = v o v 2, v C = v o v 3 v C = v o v o 2 v C = v o v o 2 V B V R V CM V B V R V B V R V CM V B V R IsLab Analog Integrated Circuit Design OPA2-43 Current-Feedback Opamps Popular recently in high gain and high speed applications using complementary bipolar technology CMOS technology Feedback gain can be changed without significantly affecting loop gain a single compensation capacitor can be used irrespective of gain. The input signal v i is applied to a high-impedance input, while a feedback current i f connects to a low-impedance node v n. The voltage v n is equal to the input signal v i due to the class-ab unity-gain buffer of Q 1, Q 2, and two diodes for biasing. Because R o is very large, a small feedback current i f results in a large output voltage v o i f 0 for a finite output voltage.

23 IsLab Analog Integrated Circuit Design OPA2-44 A current-feedback opamp: v i v n, i f 0 I R i f /2 v i I R Q 1 1 : 1 v n i f C C R o 1 v o R 2 i f R 1 I R Q 2 1 : 1 I R i f /2 IsLab Analog Integrated Circuit Design OPA2-45 Voltage gain: i f 0, v i v n = v o R 1 /(R 1 R 2 ) v o v i = R 1 R 2 R 1 = 1 R 2 R 1 Loop gain: breaking the loop and injecting a test signal v t at the top of R 2 (i f = v t /R 2 for v i = 0) loop gain is independent of R 1 Aβ v o = i f v o = 1 1 = R o/r 2 v t v t i f R 2 sc C 1/R o 1 sr o C C vi =0 Unity-gain frequency of the loop gain Aβ: ω t 1/R 2 C C Transfer function: i f = (v o v i )/R 2 v i /R 1, v o = i f (R o C C ) i f = v i (R 1 R 2 ) R 1 R 2 R 1 R o /(1 sr o C C ), v o = i fr o 1 sr o C C A f (s) = v o v i = i f v i v o i f = (R 1 R 2 )R o (R 2 R o )R sc C (R 2 R o )

24 IsLab Analog Integrated Circuit Design OPA2-46 Bandwidth: R o g m r 2 o/4 R 2 A f (s) R 1 R 2 R sr 2 C C, ω 3dB = 1 R 2 C C = ω t The various closed-loop gains can be realized by changing R 1 without affecting the unity-gain frequency or the closed-loop stability. This independence of gain on stability does not occur for voltagefeedback amplifiers: A f (s) 1/β(1 s/βω ta ), ω t = βg m /C C Limitations: R 1 1/(g m1 g m2 ), use of a purely resistive feedback network, but difficult to compensate if reactive components are used in the feedback network, noiser for Darlington-pair input stage. Regardless of these limitations, CFOs exhibit excellent high-frequency characteristics and are quite popular in many video and telecommunications applications. IsLab Analog Integrated Circuit Design OPA2-47 Homework & Project Problems: 6.1, 6.2, 6.7, 6.10, Design a fully-differential CMOS operational amplifier for the following specifications. Performances Specifications Performances Specifications Power supply ±2.5 V Input CMR ±1 V 0.5 pf Output swing ±1 V DC gain 60 db Settling time 15 ns The design objective is minimizing the power dissipation. Explain why you chose your architecture over alternatives. Draw a circuit schematic with all device sizes. Include the design procedure and the calculation of design parameters. Provide simulation results for verification.

Basic OpAmp Design and Compensation. Chapter 6

Basic OpAmp Design and Compensation. Chapter 6 Basic OpAmp Design and Compensation Chapter 6 6.1 OpAmp applications Typical applications of OpAmps in analog integrated circuits: (a) Amplification and filtering (b) Biasing and regulation (c) Switched-capacitor

More information

Operational Amplifiers

Operational Amplifiers CHAPTER 9 Operational Amplifiers Analog IC Analysis and Design 9- Chih-Cheng Hsieh Outline. General Consideration. One-Stage Op Amps / Two-Stage Op Amps 3. Gain Boosting 4. Common-Mode Feedback 5. Input

More information

INF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation

INF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation INF3410 Fall 2015 Book Chapter 6: Basic Opamp Design and Compensation content Introduction Two Stage Opamps Compensation Slew Rate Systematic Offset Advanced Current Mirrors Operational Transconductance

More information

INF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation

INF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation INF3410 Fall 2013 Compensation content Introduction Two Stage Opamps Compensation Slew Rate Systematic Offset Advanced Current Mirrors Operational Transconductance Amplifiers Current Mirror Opamps Folded

More information

Current Mirrors. Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4-1

Current Mirrors. Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4-1 Current Mirrors Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4- 郭泰豪, Analog C Design, 08 { Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4- 郭泰豪, Analog C Design, 08 { Current Source and Sink Symbol

More information

Chapter 12 Opertational Amplifier Circuits

Chapter 12 Opertational Amplifier Circuits 1 Chapter 12 Opertational Amplifier Circuits Learning Objectives 1) The design and analysis of the two basic CMOS op-amp architectures: the two-stage circuit and the single-stage, folded cascode circuit.

More information

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier Chapter 5 Operational Amplifiers and Source Followers 5.1 Operational Amplifier In single ended operation the output is measured with respect to a fixed potential, usually ground, whereas in double-ended

More information

Design and Simulation of Low Voltage Operational Amplifier

Design and Simulation of Low Voltage Operational Amplifier Design and Simulation of Low Voltage Operational Amplifier Zach Nelson Department of Electrical Engineering, University of Nevada, Las Vegas 4505 S Maryland Pkwy, Las Vegas, NV 89154 United States of America

More information

TWO AND ONE STAGES OTA

TWO AND ONE STAGES OTA TWO AND ONE STAGES OTA F. Maloberti Department of Electronics Integrated Microsystem Group University of Pavia, 7100 Pavia, Italy franco@ele.unipv.it tel. +39-38-50505; fax. +39-038-505677 474 EE Department

More information

Microelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits

Microelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits Microelectronic Circuits II Ch 0 : Operational-Amplifier Circuits 0. The Two-stage CMOS Op Amp 0.2 The Folded-Cascode CMOS Op Amp CNU EE 0.- Operational-Amplifier Introduction - Analog ICs : operational

More information

A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption

A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption IEEE Transactions on circuits and systems- Vol 59 No:3 March 2012 Abstract A class AB audio amplifier is used to drive

More information

Solid State Devices & Circuits. 18. Advanced Techniques

Solid State Devices & Circuits. 18. Advanced Techniques ECE 442 Solid State Devices & Circuits 18. Advanced Techniques Jose E. Schutt-Aine Electrical l&c Computer Engineering i University of Illinois jschutt@emlab.uiuc.edu 1 Darlington Configuration - Popular

More information

Lecture 240 Cascode Op Amps (3/28/10) Page 240-1

Lecture 240 Cascode Op Amps (3/28/10) Page 240-1 Lecture 240 Cascode Op Amps (3/28/10) Page 2401 LECTURE 240 CASCODE OP AMPS LECTURE ORGANIZATION Outline Lecture Organization Single Stage Cascode Op Amps Two Stage Cascode Op Amps Summary CMOS Analog

More information

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Radivoje Đurić, 2015, Analogna Integrisana Kola 1 Low power OTA 1 Two-Stage, Miller Op Amp Operating in Weak Inversion Low frequency response: gm1 gm6 Av 0 g g g g A v 0 ds2 ds4 ds6 ds7 I D m, ds D nvt g g I n GB and SR: GB 1 1 n 1 2 4 6 6 7 g 2 2 m1

More information

ECEN 474/704 Lab 6: Differential Pairs

ECEN 474/704 Lab 6: Differential Pairs ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers

More information

Class-AB Low-Voltage CMOS Unity-Gain Buffers

Class-AB Low-Voltage CMOS Unity-Gain Buffers Class-AB Low-Voltage CMOS Unity-Gain Buffers Mariano Jimenez, Antonio Torralba, Ramón G. Carvajal and J. Ramírez-Angulo Abstract Class-AB circuits, which are able to deal with currents several orders of

More information

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER M. Taherzadeh-Sani, R. Lotfi, and O. Shoaei ABSTRACT A novel class-ab architecture for single-stage operational amplifiers is presented. The structure

More information

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem A report Submitted to Canopus Systems Inc. Zuhail Sainudeen and Navid Yazdi Arizona State University July 2001 1. Overview

More information

Analog Integrated Circuits. Lecture 7: OpampDesign

Analog Integrated Circuits. Lecture 7: OpampDesign Analog Integrated Circuits Lecture 7: OpampDesign ELC 601 Fall 2013 Dr. Ahmed Nader Dr. Mohamed M. Aboudina anader@ieee.org maboudina@gmail.com Department of Electronics and Communications Engineering

More information

Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications

Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications Prema Kumar. G Shravan Kudikala Casest, School Of Physics Casest, School Of Physics University Of Hyderabad

More information

Analysis and Design of Analog Integrated Circuits Lecture 20. Advanced Opamp Topologies (Part II)

Analysis and Design of Analog Integrated Circuits Lecture 20. Advanced Opamp Topologies (Part II) Analysis and Design of Analog Integrated Circuits Lecture 20 Advanced Opamp Topologies (Part II) Michael H. Perrott April 15, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Outline of Lecture

More information

IOWA STATE UNIVERSITY. EE501 Project. Fully Differential Multi-Stage Op-Amp Design. Ryan Boesch 11/12/2008

IOWA STATE UNIVERSITY. EE501 Project. Fully Differential Multi-Stage Op-Amp Design. Ryan Boesch 11/12/2008 IOWA STATE UNIVERSITY EE501 Project Fully Differential Multi-Stage Op-Amp Design Ryan Boesch 11/12/2008 This report documents the design, simulation, layout, and post-layout simulation of a fully differential

More information

A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage

A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage EEE 523 Advanced Analog Integrated Circuits Project Report Fuding Ge You are an engineer who is assigned the project to design

More information

Voltage Feedback Op Amp (VF-OpAmp)

Voltage Feedback Op Amp (VF-OpAmp) Data Sheet Voltage Feedback Op Amp (VF-OpAmp) Features 55 db dc gain 30 ma current drive Less than 1 V head/floor room 300 V/µs slew rate Capacitive load stable 40 kω input impedance 300 MHz unity gain

More information

Design of Rail-to-Rail Op-Amp in 90nm Technology

Design of Rail-to-Rail Op-Amp in 90nm Technology IJSTE - International Journal of Science Technology & Engineering Volume 1 Issue 2 August 2014 ISSN(online) : 2349-784X Design of Rail-to-Rail Op-Amp in 90nm Technology P R Pournima M.Tech Electronics

More information

Lecture 3 Switched-Capacitor Circuits Trevor Caldwell

Lecture 3 Switched-Capacitor Circuits Trevor Caldwell Advanced Analog Circuits Lecture 3 Switched-Capacitor Circuits Trevor Caldwell trevor.caldwell@analog.com Lecture Plan Date Lecture (Wednesday 2-4pm) Reference Homework 2017-01-11 1 MOD1 & MOD2 ST 2, 3,

More information

Tuesday, March 22nd, 9:15 11:00

Tuesday, March 22nd, 9:15 11:00 Nonlinearity it and mismatch Tuesday, March 22nd, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 22nd of March:

More information

A CMOS Low-Voltage, High-Gain Op-Amp

A CMOS Low-Voltage, High-Gain Op-Amp A CMOS Low-Voltage, High-Gain Op-Amp G N Lu and G Sou LEAM, Université Pierre et Marie Curie Case 203, 4 place Jussieu, 75252 Paris Cedex 05, France Telephone: (33 1) 44 27 75 11 Fax: (33 1) 44 27 48 37

More information

A new class AB folded-cascode operational amplifier

A new class AB folded-cascode operational amplifier A new class AB folded-cascode operational amplifier Mohammad Yavari a) Integrated Circuits Design Laboratory, Department of Electrical Engineering, Amirkabir University of Technology, Tehran, Iran a) myavari@aut.ac.ir

More information

Lecture 34: Designing amplifiers, biasing, frequency response. Context

Lecture 34: Designing amplifiers, biasing, frequency response. Context Lecture 34: Designing amplifiers, biasing, frequency response Prof J. S. Smith Context We will figure out more of the design parameters for the amplifier we looked at in the last lecture, and then we will

More information

An Ultra Low-Voltage and Low-Power OTA Using Bulk-Input Technique and Its Application in Active-RC Filters

An Ultra Low-Voltage and Low-Power OTA Using Bulk-Input Technique and Its Application in Active-RC Filters Circuits and Systems, 2011, 2, 183-189 doi:10.4236/cs.2011.23026 Published Online July 2011 (http://www.scirp.org/journal/cs) An Ultra Low-Voltage and Low-Power OTA Using Bulk-Input Technique and Its Application

More information

CHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations

CHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations CHAPTER 3 Instrumentation Amplifier (IA) Background 3.1 Introduction The IAs are key circuits in many sensor readout systems where, there is a need to amplify small differential signals in the presence

More information

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

d. Can you find intrinsic gain more easily by examining the equation for current? Explain. EECS140 Final Spring 2017 Name SID 1. [8] In a vacuum tube, the plate (or anode) current is a function of the plate voltage (output) and the grid voltage (input). I P = k(v P + µv G ) 3/2 where µ is a

More information

Basic OpAmp Design and Compensation. Chapter 6

Basic OpAmp Design and Compensation. Chapter 6 Basic OpAmp Design and Compensation Chapter 6 6.1 OpAmp applications Typical applications of OpAmps in analog integrated circuits: (a) Amplification and filtering (b) Biasing and regulation (c) Switched-capacitor

More information

EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design

EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design References: Analog Integrated Circuit Design by D. Johns and K. Martin and Design of Analog CMOS Integrated Circuits by B. Razavi All figures

More information

A Unity Gain Fully-Differential 10bit and 40MSps Sample-And-Hold Amplifier in 0.18μm CMOS

A Unity Gain Fully-Differential 10bit and 40MSps Sample-And-Hold Amplifier in 0.18μm CMOS A Unity Gain Fully-Differential 0bit and 40MSps Sample-And-Hold Amplifier in 0.8μm CMOS Sanaz Haddadian, and Rahele Hedayati Abstract A 0bit, 40 MSps, sample and hold, implemented in 0.8-μm CMOS technology

More information

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers Chapter 4 CMOS Cascode Amplifiers 4.1 Introduction A single stage CMOS amplifier cannot give desired dc voltage gain, output resistance and transconductance. The voltage gain can be made to attain higher

More information

James Lunsford HW2 2/7/2017 ECEN 607

James Lunsford HW2 2/7/2017 ECEN 607 James Lunsford HW2 2/7/2017 ECEN 607 Problem 1 Part A Figure 1: Negative Impedance Converter To find the input impedance of the above NIC, we use the following equations: V + Z N V O Z N = I in, V O kr

More information

A 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset and over-120db CMRR

A 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset and over-120db CMRR ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 20, Number 4, 2017, 301 312 A 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset

More information

Low Power and Fast Transient High Swing CMOS Telescopic Operational Amplifier

Low Power and Fast Transient High Swing CMOS Telescopic Operational Amplifier RESEARCH ARTICLE OPEN ACCESS Low Power and Fast Transient High Swing CMOS Telescopic Operational Amplifier Akshay Kumar Kansal 1, Asst Prof. Gayatri Sakya 2 Electronics and Communication Department, 1,2

More information

A Novel Continuous-Time Common-Mode Feedback for Low-Voltage Switched-OPAMP

A Novel Continuous-Time Common-Mode Feedback for Low-Voltage Switched-OPAMP 10.4 A Novel Continuous-Time Common-Mode Feedback for Low-oltage Switched-OPAMP M. Ali-Bakhshian Electrical Engineering Dept. Sharif University of Tech. Azadi Ave., Tehran, IRAN alibakhshian@ee.sharif.edu

More information

Analysis and Design of Analog Integrated Circuits Lecture 8. Cascode Techniques

Analysis and Design of Analog Integrated Circuits Lecture 8. Cascode Techniques Analysis and Design of Analog Integrated Circuits Lecture 8 Cascode Techniques Michael H. Perrott February 15, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Review of Large Signal Analysis

More information

Sensors & Transducers Published by IFSA Publishing, S. L.,

Sensors & Transducers Published by IFSA Publishing, S. L., Sensors & Transducers Published by IFSA Publishing, S. L., 208 http://www.sensorsportal.com Fully Differential Operation Amplifier Using Self Cascode MOSFET Structure for High Slew Rate Applications Kalpraj

More information

Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation

Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation Maryam Borhani, Farhad Razaghian Abstract A design for a rail-to-rail input and output operational amplifier is introduced.

More information

Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1

Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1 Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1 LECTURE 300 LOW VOLTAGE OP AMPS LECTURE ORGANIZATION Outline Introduction Low voltage input stages Low voltage gain stages Low voltage bias circuits

More information

Analysis and Design of Analog Integrated Circuits Lecture 18. Key Opamp Specifications

Analysis and Design of Analog Integrated Circuits Lecture 18. Key Opamp Specifications Analysis and Design of Analog Integrated Circuits Lecture 8 Key Opamp Specifications Michael H. Perrott April 8, 0 Copyright 0 by Michael H. Perrott All rights reserved. Recall: Key Specifications of Opamps

More information

LECTURE 19 DIFFERENTIAL AMPLIFIER

LECTURE 19 DIFFERENTIAL AMPLIFIER Lecture 19 Differential Amplifier (6/4/14) Page 191 LECTURE 19 DIFFERENTIAL AMPLIFIER LECTURE ORGANIZATION Outline Characterization of a differential amplifier Differential amplifier with a current mirror

More information

AN increasing number of video and communication applications

AN increasing number of video and communication applications 1470 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 9, SEPTEMBER 1997 A Low-Power, High-Speed, Current-Feedback Op-Amp with a Novel Class AB High Current Output Stage Jim Bales Abstract A complementary

More information

ECEN 5008: Analog IC Design. Final Exam

ECEN 5008: Analog IC Design. Final Exam ECEN 5008 Initials: 1/10 ECEN 5008: Analog IC Design Final Exam Spring 2004 Instructions: 1. Exam Policy: Time-limited, 150-minute exam. When the time is called, all work must stop. Put your initials on

More information

Design of High-Speed Op-Amps for Signal Processing

Design of High-Speed Op-Amps for Signal Processing Design of High-Speed Op-Amps for Signal Processing R. Jacob (Jake) Baker, PhD, PE Professor and Chair Boise State University 1910 University Dr. Boise, ID 83725-2075 jbaker@ieee.org Abstract - As CMOS

More information

Rail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation

Rail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation Rail-To-Rail Op-Amp Design with Negative Miller Capacitance Compensation Muhaned Zaidi, Ian Grout, Abu Khari bin A ain Abstract In this paper, a two-stage op-amp design is considered using both Miller

More information

Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage

Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage Sadeque Reza Khan Department of Electronic and Communication Engineering, National

More information

What is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB

What is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB Department of Electronic ELEC 5808 (ELG 6388) Signal Processing Electronics Final Examination Dec 14th, 2010 5:30PM - 7:30PM R. Mason answer all questions one 8.5 x 11 crib sheets allowed 1. (5 points)

More information

Chapter 15 Goals. ac-coupled Amplifiers Example of a Three-Stage Amplifier

Chapter 15 Goals. ac-coupled Amplifiers Example of a Three-Stage Amplifier Chapter 15 Goals ac-coupled multistage amplifiers including voltage gain, input and output resistances, and small-signal limitations. dc-coupled multistage amplifiers. Darlington configuration and cascode

More information

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Radivoje Đurić, 2015, Analogna Integrisana Kola 1 OTA-output buffer 1 According to the types of loads, the driving capability of the output stages differs. For switched capacitor circuits which have high impedance capacitive loads, class A output stage

More information

Comparative Analysis of Compensation Techniques for improving PSRR of an OPAMP

Comparative Analysis of Compensation Techniques for improving PSRR of an OPAMP Comparative Analysis of Compensation Techniques for improving PSRR of an OPAMP 1 Pathak Jay, 2 Sanjay Kumar M.Tech VLSI and Embedded System Design, Department of School of Electronics, KIIT University,

More information

DUAL ULTRA MICROPOWER RAIL-TO-RAIL CMOS OPERATIONAL AMPLIFIER

DUAL ULTRA MICROPOWER RAIL-TO-RAIL CMOS OPERATIONAL AMPLIFIER ADVANCED LINEAR DEVICES, INC. ALD276A/ALD276B ALD276 DUAL ULTRA MICROPOWER RAILTORAIL CMOS OPERATIONAL AMPLIFIER GENERAL DESCRIPTION The ALD276 is a dual monolithic CMOS micropower high slewrate operational

More information

Lecture 2, Amplifiers 1. Analog building blocks

Lecture 2, Amplifiers 1. Analog building blocks Lecture 2, Amplifiers 1 Analog building blocks Outline of today's lecture Further work on the analog building blocks Common-source, common-drain, common-gate Active vs passive load Other "simple" analog

More information

CHAPTER 8 DIFFERENTIAL AND MULTISTAGE AMPLIFIERS

CHAPTER 8 DIFFERENTIAL AND MULTISTAGE AMPLIFIERS CHAPTER 8 DIFFERENTIAL AND MULTISTAGE AMPLIFIERS Chapter Outline 8.1 The CMOS Differential Pair 8. Small-Signal Operations of the MOS Differential Pair 8.3 The BJT Differential Pair 8.4 Other Non-ideal

More information

Design of a Sample and Hold Circuit using Rail to Rail Low Voltage Compact Operational Amplifier and bootstrap Switching

Design of a Sample and Hold Circuit using Rail to Rail Low Voltage Compact Operational Amplifier and bootstrap Switching RESEARCH ARTICLE OPEN ACCESS Design of a Sample and Hold Circuit using Rail to Rail Low Voltage Compact Operational Amplifier and bootstrap Switching Annu Saini, Prity Yadav (M.Tech. Student, Department

More information

Design of Analog and Mixed Integrated Circuits and Systems Theory Exercises

Design of Analog and Mixed Integrated Circuits and Systems Theory Exercises 102726 Design of nalog and Mixed Theory Exercises Francesc Serra Graells http://www.cnm.es/~pserra/uab/damics paco.serra@imb-cnm.csic.es 1 Introduction to the Design of nalog Integrated Circuits 1.1 The

More information

Design and Layout of Two Stage High Bandwidth Operational Amplifier

Design and Layout of Two Stage High Bandwidth Operational Amplifier Design and Layout of Two Stage High Bandwidth Operational Amplifier Yasir Mahmood Qureshi Abstract This paper presents the design and layout of a two stage, high speed operational amplifiers using standard

More information

Analog Integrated Circuit Design Exercise 1

Analog Integrated Circuit Design Exercise 1 Analog Integrated Circuit Design Exercise 1 Integrated Electronic Systems Lab Prof. Dr.-Ing. Klaus Hofmann M.Sc. Katrin Hirmer, M.Sc. Sreekesh Lakshminarayanan Status: 21.10.2015 Pre-Assignments The lecture

More information

ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers

ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers Objective Design, simulate and layout various inverting amplifiers. Introduction Inverting amplifiers are fundamental building blocks of electronic

More information

Homework Assignment EE 435 Homework 4 Spring 2014 Due Wednesday Feb 26

Homework Assignment EE 435 Homework 4 Spring 2014 Due Wednesday Feb 26 Homework Assignment EE 435 Homework 4 Spring 2014 Due Wednesday Feb 26 In the following problems, if reference to a semiconductor process is needed, assume processes with the following characteristics:

More information

Preliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B

Preliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B Preliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B Problem 1. Consider the following circuit, where a saw-tooth voltage is applied

More information

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN OPAMP DESIGN AND SIMULATION Vishal Saxena OPAMP DESIGN PROJECT R 2 v out v in /2 R 1 C L v in v out V CM R L V CM C L V CM -v in /2 R 1 C L (a) (b) R 2 ECE415/EO

More information

System on a Chip. Prof. Dr. Michael Kraft

System on a Chip. Prof. Dr. Michael Kraft System on a Chip Prof. Dr. Michael Kraft Lecture 4: Filters Filters General Theory Continuous Time Filters Background Filters are used to separate signals in the frequency domain, e.g. remove noise, tune

More information

Topology Selection: Input

Topology Selection: Input Project #2: Design of an Operational Amplifier By: Adrian Ildefonso Nedeljko Karaulac I have neither given nor received any unauthorized assistance on this project. Process: Baker s 50nm CAD Tool: Cadence

More information

Enhancing the Slew rate and Gain Bandwidth of Single ended CMOS Operational Transconductance Amplifier using LCMFB Technique

Enhancing the Slew rate and Gain Bandwidth of Single ended CMOS Operational Transconductance Amplifier using LCMFB Technique ISSN: 2278 1323 Enhancing the Slew rate and Gain Bandwidth of Single ended CMOS Operational Transconductance Amplifier using LCMFB Technique 1 Abhishek Singh, 2 Sunil Kumar Shah, 3 Pankaj Sahu 1 abhi16.2007@gmail.com,

More information

ECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers

ECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers ECE 442 Solid State Devices & Circuits 15. Differential Amplifiers Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 442 Jose Schutt Aine 1 Background

More information

Advanced OPAMP Design

Advanced OPAMP Design Advanced OPAMP Design Two Stage OPAMP with Cascoding To increase the gain, the idea of cascoding can be combined with the idea of cascading. A two stage amplifier with one stage being cascode is possible.

More information

Microelectronics Part 2: Basic analog CMOS circuits

Microelectronics Part 2: Basic analog CMOS circuits GBM830 Dispositifs Médicaux Intelligents Microelectronics Part : Basic analog CMOS circuits Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim!! http://www.cours.polymtl.ca/gbm830/! mohamad.sawan@polymtl.ca!

More information

ECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier

ECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier ECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier Objective Design, simulate and test a two-stage operational amplifier Introduction Operational amplifiers (opamp) are essential components of

More information

CSE 577 Spring Insoo Kim, Kyusun Choi Mixed Signal CHIP Design Lab. Department of Computer Science & Engineering The Penn State University

CSE 577 Spring Insoo Kim, Kyusun Choi Mixed Signal CHIP Design Lab. Department of Computer Science & Engineering The Penn State University CSE 577 Spring 2011 Basic Amplifiers and Differential Amplifier, Kyusun Choi Mixed Signal CHIP Design Lab. Department of Computer Science & Engineering The Penn State University Don t let the computer

More information

CHAPTER 3 DESIGN OF PIPELINED ADC USING SCS-CDS AND OP-AMP SHARING TECHNIQUE

CHAPTER 3 DESIGN OF PIPELINED ADC USING SCS-CDS AND OP-AMP SHARING TECHNIQUE CHAPTER 3 DESIGN OF PIPELINED ADC USING SCS-CDS AND OP-AMP SHARING TECHNIQUE 3.1 INTRODUCTION An ADC is a device which converts a continuous quantity into discrete digital signal. Among its types, pipelined

More information

Performance Analysis of Low Power, High Gain Operational Amplifier Using CMOS VLSI Design

Performance Analysis of Low Power, High Gain Operational Amplifier Using CMOS VLSI Design RESEARCH ARTICLE OPEN ACCESS Performance Analysis of Low Power, High Gain Operational Amplifier Using CMOS VLSI Design Ankush S. Patharkar*, Dr. Shirish M. Deshmukh** *(Department of Electronics and Telecommunication,

More information

CMOS Operational-Amplifier

CMOS Operational-Amplifier CMOS Operational-Amplifier 1 What will we learn in this course How to design a good OP Amp. Basic building blocks Biasing and Loading Swings and Bandwidth CH2(8) Operational Amplifier as A Black Box Copyright

More information

A low voltage rail-to-rail operational amplifier with constant operation and improved process robustness

A low voltage rail-to-rail operational amplifier with constant operation and improved process robustness Graduate Theses and Dissertations Graduate College 2009 A low voltage rail-to-rail operational amplifier with constant operation and improved process robustness Rien Lerone Beal Iowa State University Follow

More information

Design of a low voltage,low drop-out (LDO) voltage cmos regulator

Design of a low voltage,low drop-out (LDO) voltage cmos regulator Design of a low,low drop-out (LDO) cmos regulator Chaithra T S Ashwini Abstract- In this paper a low, low drop-out (LDO) regulator design procedure is proposed and implemented using 0.25 micron CMOS process.

More information

Low Cost, General Purpose High Speed JFET Amplifier AD825

Low Cost, General Purpose High Speed JFET Amplifier AD825 a FEATURES High Speed 41 MHz, 3 db Bandwidth 125 V/ s Slew Rate 8 ns Settling Time Input Bias Current of 2 pa and Noise Current of 1 fa/ Hz Input Voltage Noise of 12 nv/ Hz Fully Specified Power Supplies:

More information

EE 140 / EE 240A ANALOG INTEGRATED CIRCUITS FALL 2015 C. Nguyen PROBLEM SET #7

EE 140 / EE 240A ANALOG INTEGRATED CIRCUITS FALL 2015 C. Nguyen PROBLEM SET #7 Issued: Friday, Oct. 16, 2015 PROBLEM SET #7 Due (at 8 a.m.): Monday, Oct. 26, 2015, in the EE 140/240A HW box near 125 Cory. 1. A design error has resulted in a mismatch in the circuit of Fig. PS7-1.

More information

A New Design Technique of CMOS Current Feed Back Operational Amplifier (CFOA)

A New Design Technique of CMOS Current Feed Back Operational Amplifier (CFOA) Circuits and Systems, 2013, 4, 11-15 http://dx.doi.org/10.4236/cs.2013.41003 Published Online January 2013 (http://www.scirp.org/journal/cs) A New Design Technique of CMOS Current Feed Back Operational

More information

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,

More information

Lecture 4: Voltage References

Lecture 4: Voltage References EE6378 Power Management Circuits Lecture 4: oltage References Instructor: t Prof. Hoi Lee Mixed-Signal & Power IC Laboratory Department of Electrical Engineering The University of Texas at Dallas Introduction

More information

250 MHz CMOS Rail-to-Rail IO OpAmp: Structural Design Approach. Texas Instruments Inc.- Tucson (former Burr-Brown Inc.)

250 MHz CMOS Rail-to-Rail IO OpAmp: Structural Design Approach. Texas Instruments Inc.- Tucson (former Burr-Brown Inc.) 250 MHz CMOS Rail-to-Rail IO OpAmp: Structural Design Approach Vadim Ivanov Shilong Zhang Texas Instruments Inc.- Tucson (former Burr-Brown Inc.) Overview Basics of the structural design approach Amplifiers

More information

PART. Maxim Integrated Products 1

PART. Maxim Integrated Products 1 - + 9-; Rev ; / Low-Cost, High-Slew-Rate, Rail-to-Rail I/O Op Amps in SC7 General Description The MAX9/MAX9/MAX9 single/dual/quad, low-cost CMOS op amps feature Rail-to-Rail input and output capability

More information

Low-Voltage Wide Linear Range Tunable Operational Transconductance Amplifier

Low-Voltage Wide Linear Range Tunable Operational Transconductance Amplifier Low-Voltage Wide Linear Range Tunable Operational Transconductance Amplifier A dissertation submitted in partial fulfillment of the requirement for the award of degree of Master of Technology in VLSI Design

More information

CMOS Operational-Amplifier

CMOS Operational-Amplifier CMOS Operational-Amplifier 1 What will we learn in this course How to design a good OP Amp. Basic building blocks Biasing and Loading Swings and Bandwidth CH2(8) Operational Amplifier as A Black Box Copyright

More information

LOW SUPPLY VOLTAGE, LOW NOISE FULLY DIFFERENTIAL PROGRAMMABLE GAIN AMPLIFIERS

LOW SUPPLY VOLTAGE, LOW NOISE FULLY DIFFERENTIAL PROGRAMMABLE GAIN AMPLIFIERS LOW SUPPLY VOLTAGE, LOW NOISE FULLY DIFFERENTIAL PROGRAMMABLE GAIN AMPLIFIERS A. Pleteršek, D. Strle, J. Trontelj Microelectronic Laboratory University of Ljubljana, Tržaška 25, 61000 Ljubljana, Slovenia

More information

Technology-Independent CMOS Op Amp in Minimum Channel Length

Technology-Independent CMOS Op Amp in Minimum Channel Length Technology-Independent CMOS Op Amp in Minimum Channel Length A Thesis Presented to The Academic Faculty by Susanta Sengupta In Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy

More information

Gain Boosted Telescopic OTA with 110db Gain and 1.8GHz. UGF

Gain Boosted Telescopic OTA with 110db Gain and 1.8GHz. UGF International Journal of Electronic Engineering Research ISSN 0975-6450 Volume 2 Number 2 (2010) pp. 159 166 Research India Publications http://www.ripublication.com/ijeer.htm Gain Boosted Telescopic OTA

More information

Chapter 7 Building Blocks of Integrated Circuit Amplifiers: Part D: Advanced Current Mirrors

Chapter 7 Building Blocks of Integrated Circuit Amplifiers: Part D: Advanced Current Mirrors 1 Chapter 7 Building Blocks of Integrated Circuit Amplifiers: Part D: Advanced Current Mirrors Current Mirror Example 2 Two Stage Op Amp (MOSFET) Current Mirror Example Three Stage 741 Opamp (BJT) 3 4

More information

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN 93 CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN 4.1 INTRODUCTION Ultra Wide Band (UWB) system is capable of transmitting data over a wide spectrum of frequency bands with low power and high data

More information

ECE626 Project Switched Capacitor Filter Design

ECE626 Project Switched Capacitor Filter Design ECE626 Project Switched Capacitor Filter Design Hari Prasath Venkatram Contents I Introduction 2 II Choice of Topology 2 III Poles and Zeros 2 III-ABilinear Transform......................................

More information

Analog Integrated Circuits Fundamental Building Blocks

Analog Integrated Circuits Fundamental Building Blocks Analog Integrated Circuits Fundamental Building Blocks Basic OTA/Opamp architectures Faculty of Electronics Telecommunications and Information Technology Gabor Csipkes Bases of Electronics Department Outline

More information

Basic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair,

Basic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair, Basic Circuits Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair, CCS - Basic Circuits P. Fischer, ZITI, Uni Heidelberg, Seite 1 Reminder: Effect of Transistor Sizes Very crude classification:

More information

Revision History. Contents

Revision History. Contents Revision History Ver. # Rev. Date Rev. By Comment 0.0 9/15/2012 Initial draft 1.0 9/16/2012 Remove class A part 2.0 9/17/2012 Comments and problem 2 added 3.0 10/3/2012 cmdmprobe re-simulation, add supplement

More information

QUESTION BANK for Analog Electronics 4EC111 *

QUESTION BANK for Analog Electronics 4EC111 * OpenStax-CNX module: m54983 1 QUESTION BANK for Analog Electronics 4EC111 * Bijay_Kumar Sharma This work is produced by OpenStax-CNX and licensed under the Creative Commons Attribution License 4.0 Abstract

More information

Low Dropout Voltage Regulator Operation and Performance Review

Low Dropout Voltage Regulator Operation and Performance Review Low Drop Voltage Regulator peration and Performance Review Eric Chen & Alex Leng ntroduction n today s power management systems, high power efficiency becomes necessary to maximize the lifetime of the

More information