Lecture #6: Analog-to-Digital Converter
|
|
- Shonda Rich
- 5 years ago
- Views:
Transcription
1 Lecture #6: Analog-to-Digital Converter All electrical signals in the real world are analog, and their waveforms are continuous in time. Since most signal processing is done digitally in discrete time, devices that convert an analog waveform into a stream of sampled discrete digital numbers or the digital number stream back into an analog waveform are needed. The former is called analog-to-digital converter (ADC or A/D), and the latter is called DAC or D/A. Antialias Sample A/D time freq time T=1/f S f S 2f S freq time freq Fig. 6.1: ADC system and its spectrum. Quantization process is sketched in Fig To meet the Nyquist requirement, the input signal should be band-limited within half the sampling frequency. Sampling is the multiplication of the input signal with the impulse sequence, whose frequency response also repeats every f S. Since the multiplication in the time domain is the convolution in the frequency domain, the sampled waveform spectrum repeats as sketched. Wanted Unwanted freq freq f S 2f S 3f S 4f S freq Fig. 6.2: Aliasing when not band-limited. Bang-Sup Song 1 ECE163
2 This sampling effect is further explained in Fig. 6.2, when the input signal is not band-limited. For example, if any unwanted signal exists at 3f S, it will be aliased into all signal bands after sampled as shown. So the purpose of the anti-aliasing filter placed before S/H is obvious. Quantization Noise Resolution is a term used to describe a minimum amount of voltage or current that ADC/DAC can resolve. Resolution is usually quoted by the number of binary bits representing the analog input. The quantization step is due to the finite number of bits used in ADC/DAC. In an N-bit ADC, the minimum input analog voltage V REF /2 N can be represented with a full-scale input range of V REF. That is, a total of 2 N digital codes are available to represent the continuous analog input from to V REF as explained in Fig bit 2-bit N-bit V REF Analog Range Binary Thermometer 1 out of N Gray Fig. 6.3: ADC quantization and digital representation. Similarly, in an N-bit DAC, 2 N input digital codes can generate V REF /2 N distinct analog output levels within V REF. The minimum resolvable step is defined as follows. V REF N = (6.1) 2 The finer the step is, the higher the resolution is. The step gets smaller as N increases. Analog-to-digital conversion process is to get a digital representation of an analog input. D = V IN = V IN 2 N (6.2) V REF where the bracket [ ] represents an operation of rounding to a lower integer. Digital number can be represented in different forms as shown in Fig Among them, the Bang-Sup Song 2 ECE163
3 binary number system is most common. For example, when represented in a binary number like 1 1, the first digit is the most significant bit (MSB), and the last one is the least significant bit (LSB). 1 Digital Output V REF Analog Input Q Error V REF Fig. 6.4: ADC quantization error. The transfer function of ADC is made of uniform steps as shown in Fig As the continuous analog input is quantized, the quantization error appears as a white noise uniformly spread within the Nyquist band. Assuming that the magnitude of quantization error is independent of the input and random between /2 and /2, the mean squared quantization noise is estimated as follows. q 2 = 1 / 2 / 2 x 2 dx = 2 12, q2 = 2 12 (6.3) Digitized Spectrum Signal Noise = 2 12 Digitized Spectrum f S /2 Signal Noise = f S 2 12 f BW f S /2 Fig. 6.5: Quantization noise spectrum at two sampling rates. Bang-Sup Song 3 ECE163
4 Signal-to-Noise Ratio UNIVERSITY OF CALIFORNIA, SAN DIEGO Signal-to-noise ratio (SNR) is defined as a ratio of maximum signal power to in-band uncorrelated noise. Quantization noise is evenly spread over the Nyquist bandwidth (half the sampling frequency) as shown in Fig The SNR of an ideal ADC/DAC is therefore approximated as follows. SNR = SignalPower NoisePower = V REF logSNR = (6.2N +1.76)dB ~ (6N +1.8)dB 2 2 = N (6.4) For example, an ideal 16b ADC/DAC has an SNR of about 97.8dB. In-band quantization noise decreases by 3dB when the sampling rate is doubled. When over-sampled, SNR within the signal band can be made higher. ADC resolution is usually characterized in terms of SNR, but SNR accounts only for the uncorrelated noise. Real noise performance is better represented by signal-to-noise and distortion ratio (SNDR, SINAD, or TSNR), which is the ratio of the signal power to the total in-band noise power including harmonic distortion. Also a slightly different term is often used in place of SNR. Dynamic range (DR) is defined as the power ratio of the maximum signal to the minimum signal. The minimum signal is defined as the smallest signal when SNDR is db while the maximum signal is the full-scale signal. In practice, the ADC performance is not only limited by the quantization noise but also by non-ideal factors such as noises from circuit components, power supply coupling, noisy substrate, timing jitter, settling, and nonlinearity, etc.. The SNR of non-ideal ADC/DAC is thus lower than the ideal DR because the noise floor can be higher with large signals. S SFDR D SNDR = S N + D N f S /2 ENOB = SNDR SFDR = S max Max Spurious Tone DR = S max S SNDR=dB Small Signal Cases: INL limited DNL limited Fig. 6.6: Other definitions. Bang-Sup Song 4 ECE163
5 An alternative definition of the resolution is the effective number of bits (ENOB), which is derived from the definition of SNDR. ENOB = SNDR (Bits) (6.5) Usually, ENOB is defined when the input frequency is half the sampling frequency. Spurious-free dynamic range (SFDR) is defined as the ratio of the carrier to the highest spurious tone. These definitions are graphically explained in Fig Differential and Integral Non-Linearity The input/output ranges of an ideal N-bit ADC/DAC are equally divided into 2 N small unit segments, and one least significant bit (LSB) in the digital code corresponds to an analog voltage step of V REF /2 N. Static ADC/DAC performance is characterized by the differential nonlinearity (DNL) and integral nonlinearity (INL). DNL is a measure of deviation of an actual ADC/DAC step from the ideal step of one LSB, and INL is a measure of deviation of the ADC/DAC output from the ideal straight line drawn between two end points of the transfer characteristic. D D DNL A INL A Fig. 6.7: DNL and INL definitions. Both DNL and INL are measured in the unit of one LSB. In practice, the largest positive and negative numbers are usually quoted to specify the static performance. These DNL and INL definitions for ADC are defined as shown in Fig DNL = DNL (LSB), INL = INL (LSB) (6.6) Several different definitions of INL may result depending on how two end points are defined. In some systems, two end points are not exactly and V REF. Non-ideal reference point causes an offset error while non-ideal full-scale range gives rise to a gain error. In most applications, the offset and gain errors do not matter, and the integral linearity can be better defined in a relative measure using a straight-line linearity concept rather than the end-point linearity. The straight line can be defined as two end points of the actual transfer function, or as a theoretical straight line adjusted for the best fit. The former is sometimes called the end-point linearity while the latter is called the beststraight-line linearity. Both in ADC/DAC, the output should increase over its full range Bang-Sup Song 5 ECE163
6 as the input increases. That is, the negative DNL should be smaller than 1LSB for any ADC/DAC to be monotonic. Monotonicity is critical in most applications - in particular digital control, audio, or video applications. Thermometer V ref V in 1 Comparators 1-of-2 N 1 V dd Binary Encoder 1 1 V dd b1 b Fig. 6.8: 2b flash ADC. Flash ADC The most straight-forward way of making an ADC is to compare the input with all the divided levels of the reference simultaneously. Such a converter is called a flash ADC, and the conversion occurs in one shot like a flash. The flash architecture is the fastest among all ADCs. The 2b flash ADC is explained in Fig. 6.8, where divided reference voltages are compared to the input. The binary encoder is needed because the output of the comparator bank is thermometer-coded. The resolution is limited both by the accuracy of the divided reference voltages and by the comparator resolution. Resistorstring DACs can provide references as the number of bits grows. Since it is fullyparallel, only one comparison cycle is needed. In practical implementations, the limit is the exponential growth in the number of comparators and resistors. For example, an N-bit flash needs 2 N 1 comparators and 2 N resistors. Furthermore, for Nyquist-rate sampling, the input needs a S/H amplifier to freeze the input for comparison. As the number of bits grows, the comparator bank presents a significant loading to the input S/H. This contradicts with the speed advantage given by this architecture. The control of the reference divider accuracy and the comparator resolution is getting elusively difficult to achieve high resolution. Furthermore, the power consumption becomes prohibitively high. As a result, flash converters with more than 8b resolution are rare. Pipelined ADC Due to its complexity, the flash ADC is commonly used as coarse quantizers in the pipelined or multi-step ADCs rather than as a stand-alone ADC. For high resolution Bang-Sup Song 6 ECE163
7 above 12 bits, the complexity reaches about the maximum to handle. This leads us to pipeline larger number of sub-ranging blocks than 2. The pipelined ADC example shown in Fig. 6.9 is made of four 2b stages. V ref V ref V ref V ref Residue 1 V IN 1 Residue 1 Residue 1 1 D out = Fig. 6.9: Residue in 2b/stage pipelined ADC. Each stage resolves 2b like a 2b flash ADC, but it generates a residue voltage for the following stage. The residue voltage is the un-quantized portion of the signal that needs to be quantized in the subsequent pipelined stages. In this system, the complexity grows only linearly with the number of bits to resolve. Due to its simplicity, the pipeline ADC has been gaining popularity. In the ideal case, as the input is swept from to the full range V REF, the residue covers to V REF and also repeats every time reference voltage is subtracted. As the residue is pipelined, 2 bits are resolved in each stage, thereby making a total number of bits resolved be 8. Oversampling Σ ADC In recent years, high-resolution ADC/DAC at the low end of the spectrum such as for digital audio, voice, and instrumentation have been implemented using oversampling techniques. Oversampling can achieve high resolution by trading speed for accuracy, and reduce the effect of quantization noise and clock jitter. However, typical applications requiring a high-sampling rate can only allow Nyquist-rate sampling. The difference between plain pulse-code modulation (PCM) and Σ modulation is explained in Fig While the normal PCM coder (Nyquist-rate ADC) adds the quantization noise (Q) to the signal (X) to get the quantized (digitized) output Y, the Σ modulator modifies the quantization noise as shown in the first-order Σ modulator. The first-order modulator is simply a subtractor followed by an integrator. It is basically a quantized feedback system. So the quantization error inside the loop is reduced by the feedback loop gain. That is, the Q noise is reduced by 1/s, and the low-frequency gain of the integrator is f S /2πf BW (= M/π), where M is an oversampling ratio. Bang-Sup Song 7 ECE163
8 Nyquist ADC Σ ADC Q Q 1/s X Y X Y 1/s 1 Y = X + Q Y = X + Q 1 + 1/s 1 + 1/s ~ X + sq within f BW. Integrator gain f BW f S /2πf f S /2π Freq Fig. 6.1: Nyquist-rate vs. oversampling quantizer. Q X z -1 Y Fig. 6.: First-order Σ modulator model. The discrete-time model of a first-order Σ modulator is shown in Fig. 6.. The transfer function can be derived as follows. Y(z) =z 1 X(z) + (1 z 1 )Q(z) (6.7) Now assume that f N is the Nyquist sampling rate, and f S is the actual sampling frequency. Then, f S /f N is an oversampling ratio M. If f S >> f N, (1 z 1 ) is approximated as j2π(f/f S ). Therefore, the inband quantization noise after noise shaped can be obtained. Inband Noise = f N / 2 f N / 2 q 2 f S (2π) 2 (f /f S ) 2 df = q2 3 π 2 (f N /f S ) 3 (6.8) This implies that the quantization noise suppressed by 9dB per every 2 times oversampling. Note that just oversampling reduces the in-band quantization noise by 3dB, but an extra 6dB suppression results from the feedback. Bang-Sup Song 8 ECE163
9 The problem of the first-order modulator is its fixed pattern noise. For example, if the input X is a constant.25 for the normalized input range of 1, the output digital bit stream Y from a 1b first-order modulator will be 1 That is, the density of 1 is about 25% of the total, and this digital bit stream has a strong tone due to the fixed pattern of 1. This is why it is called pulse-density modulation too. Average pulse density represents the input. Higher-order modulators are commonly used to avoid this fixed pattern noise. Shown in Fig is the second-order modulator, basically cascading two first-order modulators. Q X z -1 z -1 Y 2 Fig. 6.12: Second-order Σ modulator model. This second-order modulator has a transfer function shaping the quantization noise by s 2. Y(z) =z 2 X(z) + (1 z 1 ) 2 Q(z) (6.9) Assuming the same for the first-order modulator, we can get the following. Inband Noise = f N / 2 f N / 2 q 2 f S (2π) 4 (f /f S ) 4 df = q2 5 π 4 (f N /f S ) 5 (6.1) Note that the in-band quantization noise is now suppressed by 15dB per every 2 times oversampling, and the fixed pattern noise prominent in the first-order modulator is reduced gain (db) Gain (db) Magfs (, NTF) Magfs (, NTF2) L=1 L=2 SQNR (db) sqnr1( osr) sqnr2( osr) sqnr3( osr) L=3 L=2 L= fs frequency (fs) Frequency (f S ) M 1 osr Fig. 6.13: Noise transfer function and SQNR vs. modulator order. 1 Bang-Sup Song 9 ECE163
10 The noise shaping functions of the first-order and second-order modulators are compared in Fig. 6.13, where L is the order of modulator. The second-order case suppresses the quantization noise more sharply at low frequencies. The signal-toquantization noise ratio (SQNR) is also shown for different-order modulators as a function of the over-sampling ratio M. DynamicRange = 3 2 2L +1 π 2L M 2L +1 (K 1) 2 (6.) where K is the number of quantization levels. That is, the quantization step is reduced from to /(K 1) for multi-level quantizers. As QSNR increases at 9dB and 15dB per 2 times oversampling, respectively, the effective number of bits can be estimated for firstorder and second-order modulators. ENOB =1.5Log 2 M.86 (Bits) forl=1 = 2.5Log 2 M 2.14 (Bits) forl = 2 (6.12) For example, if a single-bit ADC is placed inside 256-times over-sampled feedback loop, achievable number of bits are about and 17.8b using first-order and second-order modulators, respectively. t t rms = sin2πf BW t V 1 2 2πf BW 2 N 3 Worst-Case RMS Jitter 1n 1n 1p Jitter 1p (sec) 1p 1f 1kS/s 1MS/s 1MS/s 1MS/s 1f Number of bits Fig. 6.14: Jitter effect on ADC resolution. Jitter Jitter is timing uncertainty in sampling. The right signal sampled at a wrong time is no different from the wrong signal sampled at a right time. As shown in Fig. 6.14, sampling error is highest at the zero-crossings at the highest input frequency. This sampling error due to the RMS jitter of t rms is small, and the RMS sampled error can be estimated for the worst case. V = sin2πbw t rms ~ 2πBW t rms (6.13) Since this RMS error should be smaller than the quantization noise Q, the worst case RMS timing jitter is estimated at different sampling rates. Bang-Sup Song 1 ECE163
11 φ 2d C I V REF -V REF X+ φ 1d C S φ 2 φ1 φ 1 Y+ X- V ic φ 1 φ 2 φ 1d φ 1 C S Y- φ 2d C I φ 2d -V REF V REF Fig. 6.15: First-order differential switched-capacitor Σ modulator. Implementation of Integrator The first-order modulator implemented differentially using switched-capacitor circuit is shown in Fig Both integrator and 1b comparator sample their inputs at φ 1. During φ 2, the integrator integrates, and the comparator latches to output either digital 1 or. This digital bit decides whether V REF is subtracted from or added to the input. When X=.25, V REF =1, and the latch threshold is set to.5, the output bit and the integrated output of the first-order modulator are as follows. Y 1 1 Σ(X-Y) Since it is the pulse density modulation, the average of the digital output bit-stream is.25, which is close to the input X. C v i R + v o 1/RC C I v i C S f S + v o f S C S /C I Fig. 6.16: Continuous-time and discrete-time integrators. Bang-Sup Song ECE163
12 Continuous-time and discrete-time integrators are compared in Fig To make the same integrator using the continuous-time RC integrator, the RC values should be chosen so that the following relation can be met if C S =C I. 1 RC = f S (6.14) Note the difference in units (rad/sec and Hz) in handling frequencies. Integrator Overload The unity-gain frequency of the integrator is set to be f S /2π (Hz). However, in the single-bit case, the large quantization noise is integrated by the integrator, and the signal plus this filtered quantization noise can exceed the signal range V REF if the signal is large. If the quantizer gain is less than 1, this feedback loop becomes nonlinear, and the system becomes unstable. To avoid this situation, it is common for designers to scale the integrator gain by half so that the signal plus the filtered quantization noise at the quantizer input can be contained below the level of V REF. It is the common-node scaling practice found in all active filter implementations. Although integrators are scaled, integrators in most oversampling modulators still get saturated, and the maximum peak signal is limited to be typically -3 to -6dB lower than the full range. >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>> Lab #6 >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>> Consider a first-order continuous-time oversampling Σ modulator, and observe the over-sampling effect. Since it is a quantized feedback system, you need to clock the comparator output using a latch. The output of the latch is either digital high (ONE) or digital low (ZERO). These digital high and low voltages depend on your system bias. Use +/-2.5V for the supply voltage of the comparator and latch, but use +/-12V for the opamp. The latch works as a 1b DAC with a reference voltage of +/-2.5V. You can use LM3 as a comparator and CD413 as a latch. The CMOS D flip-flop CD413 can be used as a 1b comparator/latch without LM3, but you are free to use LM3. If the exact parts are not available, use available replacement parts. You should estimate the opamp slew rate requirement before you build the integrator. Note that this system is unstable for large signals. So try to scale the integrator gain by half either sizing the integrator capacitor or resistor larger by two. This will in effect lower the oversampling rate by 1/2. Even after integrator gain scaling, the modulator cannot operate with full-scale signals. Apply the maximum signal of half the magnitude, which is -6dB of the full scale. Bang-Sup Song 12 ECE163
13 1. Operate a 1b quantizer at 64kHz. If the oversampling ratio is 128, the Nyquist sampling rate is 5kHz. That is, your signal bandwidth is 2.5kHz. Set the integrator RC time constant to match the discrete-time integrator unity-gain time constant. Note that the resistor value should be set high enough so that the latch can drive it to the full swing of +/-2.5V. The latch output should be almost square wave changing its polarity with 64kHz clock. You should have a +/-2.5V digital bit-stream for feedback. If the latch cannot drive the resistor load, try an inverter or a buffer amplifier. Set also the inverting gain of unity for the input. 2. First estimate the dynamic range at an oversampling ratio of 128 by hand. Then simulate the modulator you designed using either SPICE or a math tool. Check whether your hand calculation matches with simulations. 3. Build a modulator, and measure the peak SNR at 128 times oversampling. The peak SNR should be about 6dB lower than the dynamic range. Your design and experimental result should be close with reasonable accuracy. If not, explain why. 4. Set the input voltage to 1V, V, and 1V, and record as many output bits in sequence. What do the percentages of ONE mean for these three cases? Bang-Sup Song 13 ECE163
System on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 5: Data Conversion ADC Background/Theory Examples Background Physical systems are typically analogue To apply digital signal processing, the analogue signal
More informationLecture 9, ANIK. Data converters 1
Lecture 9, ANIK Data converters 1 What did we do last time? Noise and distortion Understanding the simplest circuit noise Understanding some of the sources of distortion 502 of 530 What will we do today?
More informationThe need for Data Converters
The need for Data Converters ANALOG SIGNAL (Speech, Images, Sensors, Radar, etc.) PRE-PROCESSING (Filtering and analog to digital conversion) DIGITAL PROCESSOR (Microprocessor) POST-PROCESSING (Digital
More informationAnalog-to-Digital i Converters
CSE 577 Spring 2011 Analog-to-Digital i Converters Jaehyun Lim, Kyusun Choi Department t of Computer Science and Engineering i The Pennsylvania State University ADC Glossary DNL (differential nonlinearity)
More informationSummary Last Lecture
Interleaved ADCs EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations
More informationCHAPTER. delta-sigma modulators 1.0
CHAPTER 1 CHAPTER Conventional delta-sigma modulators 1.0 This Chapter presents the traditional first- and second-order DSM. The main sources for non-ideal operation are described together with some commonly
More informationElectronics A/D and D/A converters
Electronics A/D and D/A converters Prof. Márta Rencz, Gábor Takács, Dr. György Bognár, Dr. Péter G. Szabó BME DED December 1, 2014 1 / 26 Introduction The world is analog, signal processing nowadays is
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Final Exam EECS 247 H. Khorramabadi Tues., Dec. 14, 2010 FALL 2010 Name: SID: Total number of
More informationAnalog to Digital Conversion
Analog to Digital Conversion Florian Erdinger Lehrstuhl für Schaltungstechnik und Simulation Technische Informatik der Uni Heidelberg VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg
More informationAnalog-to-Digital Converters
EE47 Lecture 3 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationEE247 Lecture 24. EE247 Lecture 24
EE247 Lecture 24 Administrative EE247 Final exam: Date: Wed. Dec. 15 th Time: -12:30pm-3:30pm- Location: 289 Cory Closed book/course notes No calculators/cell phones/pdas/computers Bring one 8x11 paper
More informationChapter 2: Digitization of Sound
Chapter 2: Digitization of Sound Acoustics pressure waves are converted to electrical signals by use of a microphone. The output signal from the microphone is an analog signal, i.e., a continuous-valued
More informationFundamentals of Data Converters. DAVID KRESS Director of Technical Marketing
Fundamentals of Data Converters DAVID KRESS Director of Technical Marketing 9/14/2016 Analog to Electronic Signal Processing Sensor (INPUT) Amp Converter Digital Processor Actuator (OUTPUT) Amp Converter
More informationEE 421L Digital Electronics Laboratory. Laboratory Exercise #9 ADC and DAC
EE 421L Digital Electronics Laboratory Laboratory Exercise #9 ADC and DAC Department of Electrical and Computer Engineering University of Nevada, at Las Vegas Objective: The purpose of this laboratory
More informationTelecommunication Electronics
Politecnico di Torino ICT School Telecommunication Electronics C5 - Special A/D converters» Logarithmic conversion» Approximation, A and µ laws» Differential converters» Oversampling, noise shaping Logarithmic
More informationThe Case for Oversampling
EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationAnalog-to-Digital Converter Survey & Analysis. Bob Walden. (310) Update: July 16,1999
Analog-to-Digital Converter Survey & Analysis Update: July 16,1999 References: 1. R.H. Walden, Analog-to-digital converter survey and analysis, IEEE Journal on Selected Areas in Communications, vol. 17,
More informationDesign of Pipeline Analog to Digital Converter
Design of Pipeline Analog to Digital Converter Vivek Tripathi, Chandrajit Debnath, Rakesh Malik STMicroelectronics The pipeline analog-to-digital converter (ADC) architecture is the most popular topology
More informationAdvantages of Analog Representation. Varies continuously, like the property being measured. Represents continuous values. See Figure 12.
Analog Signals Signals that vary continuously throughout a defined range. Representative of many physical quantities, such as temperature and velocity. Usually a voltage or current level. Digital Signals
More informationEE247 Lecture 26. This lecture is taped on Wed. Nov. 28 th due to conflict of regular class hours with a meeting
EE47 Lecture 6 This lecture is taped on Wed. Nov. 8 th due to conflict of regular class hours with a meeting Any questions regarding this lecture could be discussed during regular office hours or in class
More informationLab.3. Tutorial : (draft) Introduction to CODECs
Lab.3. Tutorial : (draft) Introduction to CODECs Fig. Basic digital signal processing system Definition A codec is a device or computer program capable of encoding or decoding a digital data stream or
More informationData Converters. Specifications for Data Converters. Overview. Testing and characterization. Conditions of operation
Data Converters Overview Specifications for Data Converters Pietro Andreani Dept. of Electrical and Information Technology Lund University, Sweden Conditions of operation Type of converter Converter specifications
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative EE247 Final exam: Date: Mon. Dec. 18 th Time: 12:30pm-3:30pm Location: 241 Cory Hall Extra office hours: Thurs. Dec. 14 th, 10:30am-12pm Closed book/course notes No calculators/cell
More informationNPTEL. VLSI Data Conversion Circuits - Video course. Electronics & Communication Engineering.
NPTEL Syllabus VLSI Data Conversion Circuits - Video course COURSE OUTLINE This course covers the analysis and design of CMOS Analog-to-Digital and Digital-to-Analog Converters,with about 7 design assigments.
More informationCMOS High Speed A/D Converter Architectures
CHAPTER 3 CMOS High Speed A/D Converter Architectures 3.1 Introduction In the previous chapter, basic key functions are examined with special emphasis on the power dissipation associated with its implementation.
More informationLow-Power Pipelined ADC Design for Wireless LANs
Low-Power Pipelined ADC Design for Wireless LANs J. Arias, D. Bisbal, J. San Pablo, L. Quintanilla, L. Enriquez, J. Vicente, J. Barbolla Dept. de Electricidad y Electrónica, E.T.S.I. de Telecomunicación,
More informationSummary Last Lecture
EE47 Lecture 5 Pipelined ADCs (continued) How many bits per stage? Algorithmic ADCs utilizing pipeline structure Advanced background calibration techniques Oversampled ADCs Why oversampling? Pulse-count
More informationEE247 Lecture 22. Figures of merit (FOM) and trends for ADCs How to use/not use FOM. EECS 247 Lecture 22: Data Converters 2004 H. K.
EE247 Lecture 22 Pipelined ADCs Combining the bits Stage implementation Circuits Noise budgeting Figures of merit (FOM) and trends for ADCs How to use/not use FOM Oversampled ADCs EECS 247 Lecture 22:
More informationSigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC
Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC Jinseok Koh Wireless Analog Technology Center Texas Instruments Inc. Dallas, TX Outline Fundamentals for ADCs Over-sampling and Noise
More informationThe Importance of Data Converter Static Specifications Don't Lose Sight of the Basics! by Walt Kester
TUTORIAL The Importance of Data Converter Static Specifications Don't Lose Sight of the Basics! INTRODUCTION by Walt Kester In the 1950s and 1960s, dc performance specifications such as integral nonlinearity,
More informationCascaded Noise-Shaping Modulators for Oversampled Data Conversion
Cascaded Noise-Shaping Modulators for Oversampled Data Conversion Bruce A. Wooley Stanford University B. Wooley, Stanford, 2004 1 Outline Oversampling modulators for A/D conversion Cascaded noise-shaping
More informationOversampling Converters
Oversampling Converters Behzad Razavi Electrical Engineering Department University of California, Los Angeles Outline Basic Concepts First- and Second-Order Loops Effect of Circuit Nonidealities Cascaded
More informationLecture 10, ANIK. Data converters 2
Lecture, ANIK Data converters 2 What did we do last time? Data converter fundamentals Quantization noise Signal-to-noise ratio ADC and DAC architectures Overview, since literature is more useful explaining
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics D5 - Special A/D converters» Differential converters» Oversampling, noise shaping» Logarithmic conversion» Approximation, A and
More informationAnalog and Telecommunication Electronics
Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics D6 - High speed A/D converters» Spectral performance analysis» Undersampling techniques» Sampling jitter» Interleaving
More informationAppendix A Comparison of ADC Architectures
Appendix A Comparison of ADC Architectures A comparison of continuous-time delta-sigma (CT ), pipeline, and timeinterleaved (TI) SAR ADCs which target wide signal bandwidths (greater than 100 MHz) and
More informationOutline. Noise and Distortion. Noise basics Component and system noise Distortion INF4420. Jørgen Andreas Michaelsen Spring / 45 2 / 45
INF440 Noise and Distortion Jørgen Andreas Michaelsen Spring 013 1 / 45 Outline Noise basics Component and system noise Distortion Spring 013 Noise and distortion / 45 Introduction We have already considered
More informationISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4
ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4 25.4 A 1.8V 14b 10MS/s Pipelined ADC in 0.18µm CMOS with 99dB SFDR Yun Chiu, Paul R. Gray, Borivoje Nikolic University of California, Berkeley,
More informationPipeline vs. Sigma Delta ADC for Communications Applications
Pipeline vs. Sigma Delta ADC for Communications Applications Noel O Riordan, Mixed-Signal IP Group, S3 Semiconductors noel.oriordan@s3group.com Introduction The Analog-to-Digital Converter (ADC) is a key
More informationDesign and Implementation of a Sigma Delta ADC By: Moslem Rashidi, March 2009
Design and Implementation of a Sigma Delta ADC By: Moslem Rashidi, March 2009 Introduction The first thing in design an ADC is select architecture of ADC that is depend on parameters like bandwidth, resolution,
More informationAPPLICATION NOTE 3942 Optimize the Buffer Amplifier/ADC Connection
Maxim > Design Support > Technical Documents > Application Notes > Communications Circuits > APP 3942 Maxim > Design Support > Technical Documents > Application Notes > High-Speed Interconnect > APP 3942
More informationFYS3240 PC-based instrumentation and microcontrollers. Signal sampling. Spring 2015 Lecture #5
FYS3240 PC-based instrumentation and microcontrollers Signal sampling Spring 2015 Lecture #5 Bekkeng, 29.1.2015 Content Aliasing Nyquist (Sampling) ADC Filtering Oversampling Triggering Analog Signal Information
More information2. ADC Architectures and CMOS Circuits
/58 2. Architectures and CMOS Circuits Francesc Serra Graells francesc.serra.graells@uab.cat Departament de Microelectrònica i Sistemes Electrònics Universitat Autònoma de Barcelona paco.serra@imb-cnm.csic.es
More informationSummary Last Lecture
EE247 Lecture 23 Converters Techniques to reduce flash complexity Interpolating (continued) Folding Multi-Step s Two-Step flash Pipelined s EECS 247 Lecture 23: Data Converters 26 H.K. Page 1 Summary Last
More informationEE247 Lecture 27. EE247 Lecture 27
EE247 Lecture 27 Administrative EE247 Final exam: Date: Wed. Dec. 19 th Time: 12:30pm-3:30pm Location: 70 Evans Hall Extra office hours: Thurs. Dec. 13 th, 10:am2pm Closed course notes/books No calculators/cell
More informationData Converters. Dr.Trushit Upadhyaya EC Department, CSPIT, CHARUSAT
Data Converters Dr.Trushit Upadhyaya EC Department, CSPIT, CHARUSAT Purpose To convert digital values to analog voltages V OUT Digital Value Reference Voltage Digital Value DAC Analog Voltage Analog Quantity:
More informationData Converter Fundamentals
IsLab Analog Integrated Circuit Design Basic-25 Data Converter Fundamentals כ Kyungpook National University IsLab Analog Integrated Circuit Design Basic-1 A/D Converters in Signal Processing Signal Sources
More informationTUTORIAL 283 INL/DNL Measurements for High-Speed Analog-to- Digital Converters (ADCs)
Maxim > Design Support > Technical Documents > Tutorials > A/D and D/A Conversion/Sampling Circuits > APP 283 Maxim > Design Support > Technical Documents > Tutorials > High-Speed Signal Processing > APP
More informationFYS3240 PC-based instrumentation and microcontrollers. Signal sampling. Spring 2017 Lecture #5
FYS3240 PC-based instrumentation and microcontrollers Signal sampling Spring 2017 Lecture #5 Bekkeng, 30.01.2017 Content Aliasing Sampling Analog to Digital Conversion (ADC) Filtering Oversampling Triggering
More informationIMPLEMENTING THE 10-BIT, 50MS/SEC PIPELINED ADC
98 CHAPTER 5 IMPLEMENTING THE 0-BIT, 50MS/SEC PIPELINED ADC 99 5.0 INTRODUCTION This chapter is devoted to describe the implementation of a 0-bit, 50MS/sec pipelined ADC with different stage resolutions
More information10 bit Delta Sigma D/A Converter with Increased S/N ratio Using Compact Adder Circuits
International Journal of Scientific & Engineering Research, Volume 4, Issue 8, August 2013 10 bit Delta Sigma D/A Converter with Increased S/N ratio Using Compact Adder Circuits Jyothish Chandran G, Shajimon
More informationECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter
ECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter Brian L. Young youngbr@eecs.oregonstate.edu Oregon State University June 6, 28 I. INTRODUCTION The goal of the Spring 28, ECE 627 project
More informationA Successive Approximation ADC based on a new Segmented DAC
A Successive Approximation ADC based on a new Segmented DAC segmented current-mode DAC successive approximation ADC bi-direction segmented current-mode DAC DAC INL 0.47 LSB DNL 0.154 LSB DAC 3V 8 2MS/s
More informationECEN 610 Mixed-Signal Interfaces
Spring 2014 S. Hoyos-ECEN-610 1 ECEN 610 Mixed-Signal Interfaces Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Oversampling ADC Spring 2014 S. Hoyos-ECEN-610 2 Spring 2014 S. Hoyos-ECEN-610
More informationDESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS
DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS by Yves Geerts Alcatel Microelectronics, Belgium Michiel Steyaert KU Leuven, Belgium and Willy Sansen KU Leuven,
More informationChapter 2 Signal Conditioning, Propagation, and Conversion
09/0 PHY 4330 Instrumentation I Chapter Signal Conditioning, Propagation, and Conversion. Amplification (Review of Op-amps) Reference: D. A. Bell, Operational Amplifiers Applications, Troubleshooting,
More information145M Final Exam Solutions page 1 May 11, 2010 S. Derenzo R/2. Vref. Address encoder logic. Exclusive OR. Digital output (8 bits) V 1 2 R/2
UNIVERSITY OF CALIFORNIA College of Engineering Electrical Engineering and Computer Sciences Department 145M Microcomputer Interfacing Lab Final Exam Solutions May 11, 2010 1.1 Handshaking steps: When
More informationEE247 Lecture 11. Example: Switched-capacitor filters in CODEC integrated circuits. Switched-capacitor filter design summary
EE47 Lecture 11 Filters (continued) Example: Switched-capacitor filters in CODEC integrated circuits Switched-capacitor filter design summary Comparison of various filter topologies New Topic: Data Converters
More informationAnalyzing A/D and D/A converters
Analyzing A/D and D/A converters 2013. 10. 21. Pálfi Vilmos 1 Contents 1 Signals 3 1.1 Periodic signals 3 1.2 Sampling 4 1.2.1 Discrete Fourier transform... 4 1.2.2 Spectrum of sampled signals... 5 1.2.3
More informationWorkshop ESSCIRC. Low-Power Data Acquisition System For Very Small Signals At Low Frequencies With12-Bit- SAR-ADC. 17. September 2010.
Workshop ESSCIRC Low-Power Data Acquisition System For Very Small Signals At Low Frequencies With12-Bit- SAR-ADC 17. September 2010 Christof Dohmen Outline System Overview Analog-Front-End Chopper-Amplifier
More information8-channel Cirrus Logic CS4382 digital-to-analog converter as used in a sound card.
8-channel Cirrus Logic CS4382 digital-to-analog converter as used in a sound card. In electronics, a digital-to-analog converter (DAC, D/A, D2A, or D-to-A) is a system that converts a digital signal into
More informationEE247 Lecture 20. Comparator architecture examples Flash ADC sources of error Sparkle code Meta-stability
EE247 Lecture 2 ADC Converters ADC architectures (continued) Comparator architectures Latched comparators Latched comparators incorporating preamplifier Sample-data comparators Offset cancellation Comparator
More informationECE 556 BASICS OF DIGITAL SPEECH PROCESSING. Assıst.Prof.Dr. Selma ÖZAYDIN Spring Term-2017 Lecture 2
ECE 556 BASICS OF DIGITAL SPEECH PROCESSING Assıst.Prof.Dr. Selma ÖZAYDIN Spring Term-2017 Lecture 2 Analog Sound to Digital Sound Characteristics of Sound Amplitude Wavelength (w) Frequency ( ) Timbre
More informationELG3336: Converters Analog to Digital Converters (ADCs) Digital to Analog Converters (DACs)
ELG3336: Converters Analog to Digital Converters (ADCs) Digital to Analog Converters (DACs) Digital Output Dout 111 110 101 100 011 010 001 000 ΔV, V LSB V ref 8 V FSR 4 V 8 ref 7 V 8 ref Analog Input
More informationEE247 Lecture 11. EECS 247 Lecture 11: Intro. to Data Converters & Performance Metrics 2009 H. K. Page 1. Typical Sampling Process C.T. S.D. D.T.
EE247 Lecture Data converters Sampling, aliasing, reconstruction Amplitude quantization Static converter error sources Offset Full-scale error Differential non-linearity (DNL) Integral non-linearity (INL)
More informationAPPLICATION NOTE. Atmel AVR127: Understanding ADC Parameters. Atmel 8-bit Microcontroller. Features. Introduction
APPLICATION NOTE Atmel AVR127: Understanding ADC Parameters Atmel 8-bit Microcontroller Features Getting introduced to ADC concepts Understanding various ADC parameters Understanding the effect of ADC
More informationIndex terms: Analog to Digital conversion, capacitor sharing, high speed OPAMP-sharing pipelined analog to digital convertor, Low power.
Pipeline ADC using Switched Capacitor Sharing Technique with 2.5 V, 10-bit Ankit Jain Dept. of Electronics and Communication, Indore Institute of Science & Technology, Indore, India Abstract: This paper
More informationIntegrated Microsystems Laboratory. Franco Maloberti
University of Pavia Integrated Microsystems Laboratory Power Efficient Data Convertes Franco Maloberti franco.maloberti@unipv.it OUTLINE Introduction Managing the noise power budget Challenges of State-of-the-art
More informationDesign And Simulation Of First Order Sigma Delta ADC In 0.13um CMOS Technology Jaydip H. Chaudhari PG Student L. C. Institute of Technology, Bhandu
Design And Simulation Of First Order Sigma Delta ADC In 0.13um CMOS Technology Jaydip H. Chaudhari PG Student L. C. Institute of Technology, Bhandu Gireeja D. Amin Assistant Professor L. C. Institute of
More informationANALOG-TO-DIGITAL CONVERTERS
ANALOG-TO-DIGITAL CONVERTERS Definition An analog-to-digital converter is a device which converts continuous signals to discrete digital numbers. Basics An analog-to-digital converter (abbreviated ADC,
More informationDesign Approaches for Low-Power Reconfigurable Analog-to-Digital Converters
Design Approaches for Low-Power Reconfigurable Analog-to-Digital Converters A Thesis Presented in Partial Fulfillment of the Requirements for the Degree Master of Science in the Graduate School of The
More informationADC and DAC Standards Update
ADC and DAC Standards Update Revised ADC Standard 2010 New terminology to conform to Std-1057 SNHR became SNR SNR became SINAD Added more detailed test-setup descriptions Added more appendices Reorganized
More informationCMOS ADC & DAC Principles
CMOS ADC & DAC Principles Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 201 Table of contents Definitions Digital-to-analog converters Resistive Capacitive
More informationSummary Last Lecture
EE247 Lecture 23 Converters Techniques to reduce flash complexity Interpolating (continued) Folding Multi-Step s Two-Step flash Pipelined s EECS 247 Lecture 23: Data Converters 26 H.K. Page Summary Last
More informationMSP430 Teaching Materials
MSP430 Teaching Materials Chapter 9 Data Acquisition A/D Conversion Introduction Texas Instruments t Incorporated University of Beira Interior (PT) Pedro Dinis Gaspar, António Espírito Santo, Bruno Ribeiro,
More informationLecture 390 Oversampling ADCs Part I (3/29/10) Page 390-1
Lecture 390 Oversampling ADCs Part I (3/29/0) Page 390 LECTURE 390 OVERSAMPLING ADCS PART I LECTURE ORGANIZATION Outline Introduction Deltasigma modulators Summary CMOS Analog Circuit Design, 2 nd Edition
More informationDesign of a 200MS/s, 8-bit Time based Analog to Digital Converter in 65nm CMOS Technology
Design of a 200MS/s, 8-bit Time based Analog to Digital Converter in 65nm CMOS Technology Ahmed Abdelaziz Mohamed Mohamed Mohamed Abdelkader Mohamed Mahmoud Ahmed Ali Hassan Ali Supervised by Dr. Hassan
More informationHigh-Speed Analog to Digital Converters. ELCT 1003:High Speed ADCs
High-Speed Analog to Digital Converters Ann Kotkat Barbara Georgy Mahmoud Tantawi Ayman Sakr Heidi El-Feky Nourane Gamal 1 Outline Introduction. Process of ADC. ADC Specifications. Flash ADC. Pipelined
More informationA 1 GS/s 6 bits Time-Based Analog-to-Digital Converter
A 1 GS/s 6 bits Time-Based Analog-to-Digital Converter By Ahmed Ali El Sayed Ali Ali El Hussien Ali Hassan Maged Ali Ahmed Ahmed Ghazal Mohammed Mostafa Mohammed Hassoubh Nabil Mohammed Nabil Gomaa Under
More informationArchitectures and circuits for timeinterleaved. Sandeep Gupta Teranetics, Santa Clara, CA
Architectures and circuits for timeinterleaved ADC s Sandeep Gupta Teranetics, Santa Clara, CA Outline Introduction to time-interleaved architectures. Conventional Sampling architectures and their application
More informationAdvanced AD/DA converters. ΔΣ DACs. Overview. Motivations. System overview. Why ΔΣ DACs
Advanced AD/DA converters Overview Why ΔΣ DACs ΔΣ DACs Architectures for ΔΣ DACs filters Smoothing filters Pietro Andreani Dept. of Electrical and Information Technology Lund University, Sweden Advanced
More informationNew Features of IEEE Std Digitizing Waveform Recorders
New Features of IEEE Std 1057-2007 Digitizing Waveform Recorders William B. Boyer 1, Thomas E. Linnenbrink 2, Jerome Blair 3, 1 Chair, Subcommittee on Digital Waveform Recorders Sandia National Laboratories
More informationAnalogue to Digital Conversion
Analogue to Digital Conversion Turns electrical input (voltage/current) into numeric value Parameters and requirements Resolution the granularity of the digital values Integral NonLinearity proportionality
More informationData Converter Topics. Suggested Reference Texts
Data Converter Topics Basic Operation of Data Converters Uniform sampling and reconstruction Uniform amplitude quantization Characterization and Testing Common ADC/DAC Architectures Selected Topics in
More informationData Acquisition: A/D & D/A Conversion
Data Acquisition: A/D & D/A Conversion Mark Colton ME 363 Spring 2011 Sampling: A Review In order to store and process measured variables in a computer, the computer must sample the variables 10 Continuous
More informationAD Bit, 20/40/65 MSPS 3 V Low Power A/D Converter. Preliminary Technical Data
FEATURES Ultra Low Power 90mW @ 0MSPS; 135mW @ 40MSPS; 190mW @ 65MSPS SNR = 66.5 dbc (to Nyquist); SFDR = 8 dbc @.4MHz Analog Input ENOB = 10.5 bits DNL=± 0.5 LSB Differential Input with 500MHz Full Power
More informationThe counterpart to a DAC is the ADC, which is generally a more complicated circuit. One of the most popular ADC circuit is the successive
1 The counterpart to a DAC is the ADC, which is generally a more complicated circuit. One of the most popular ADC circuit is the successive approximation converter. 2 3 The idea of sampling is fully covered
More informationAD9772A - Functional Block Diagram
F FEATURES single 3.0 V to 3.6 V supply 14-Bit DAC Resolution 160 MPS Input Data Rate 67.5 MHz Reconstruction Passband @ 160 MPS 74 dbc FDR @ 25 MHz 2 Interpolation Filter with High- or Low-Pass Response
More informationAnalogue to Digital Conversion
Analogue to Digital Conversion Turns electrical input (voltage/current) into numeric value Parameters and requirements Resolution the granularity of the digital values Integral NonLinearity proportionality
More informationAcquisition Time: Refer to Figure 1 when comparing SAR, Pipeline, and Delta-Sigma converter acquisition time. Signal Noise. Data Out Pipeline ADC
Application Report SBAA147A August 2006 Revised January 2008 A Glossary of Analog-to-Digital Specifications and Performance Characteristics Bonnie Baker... Data Acquisition Products ABSTRACT This glossary
More informationUNIT TEST I Digital Communication
Time: 1 Hour Class: T.E. I & II Max. Marks: 30 Q.1) (a) A compact disc (CD) records audio signals digitally by using PCM. Assume the audio signal B.W. to be 15 khz. (I) Find Nyquist rate. (II) If the Nyquist
More information10. Chapter: A/D and D/A converter principles
Punčochář, Mohylová: TELO, Chapter 10: A/D and D/A converter principles 1 10. Chapter: A/D and D/A converter principles Time of study: 6 hours Goals: the student should be able to define basic principles
More informationISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.3
ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.3 25.3 A 96dB SFDR 50MS/s Digitally Enhanced CMOS Pipeline A/D Converter K. Nair, R. Harjani University of Minnesota, Minneapolis, MN Analog-to-digital
More informationELG4139: Converters Analog to Digital Converters (ADCs) Digital to Analog Converters (DACs)
ELG4139: Converters Analog to Digital Converters (ADCs) Digital to Analog Converters (DACs) Digital Output Dout 111 110 101 100 011 010 001 000 ΔV, V LSB V ref 8 V FS 4 V 8 ref 7 V 8 ref Analog Input V
More informationA 4 GSample/s 8-bit ADC in. Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California
A 4 GSample/s 8-bit ADC in 0.35 µm CMOS Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California 1 Outline Background Chip Architecture
More informationEE247 Lecture 11. Switched-Capacitor Filters (continued) Effect of non-idealities Bilinear switched-capacitor filters Filter design summary
EE247 Lecture 11 Switched-Capacitor Filters (continued) Effect of non-idealities Bilinear switched-capacitor filters Filter design summary Comparison of various filter topologies Data Converters EECS 247
More informationADVANCES in VLSI technology result in manufacturing
INTL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2013, VOL. 59, NO. 1, PP. 99 104 Manuscript received January 8, 2013; revised March, 2013. DOI: 10.2478/eletel-2013-0012 Rapid Prototyping of Third-Order
More informationA-D and D-A Converters
Chapter 5 A-D and D-A Converters (No mathematical derivations) 04 Hours 08 Marks When digital devices are to be interfaced with analog devices (or vice a versa), Digital to Analog converter and Analog
More informationEnhancing Analog Signal Generation by Digital Channel Using Pulse-Width Modulation
Enhancing Analog Signal Generation by Digital Channel Using Pulse-Width Modulation Angelo Zucchetti Advantest angelo.zucchetti@advantest.com Introduction Presented in this article is a technique for generating
More informationDATASHEET HI5805. Features. Applications. Ordering Information. Pinout. 12-Bit, 5MSPS A/D Converter. FN3984 Rev 7.00 Page 1 of 12.
12-Bit, 5MSPS A/D Converter NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc DATASHEET FN3984 Rev 7.00 The HI5805
More information