ADC and DAC Standards Update

Size: px
Start display at page:

Download "ADC and DAC Standards Update"

Transcription

1 ADC and DAC Standards Update

2 Revised ADC Standard 2010 New terminology to conform to Std-1057 SNHR became SNR SNR became SINAD Added more detailed test-setup descriptions Added more appendices Reorganized some of the presentation based on lessons learned while rewriting Final balloting just completed

3 1241 Table of Contents Excerpt 1 Overview Scope Analog-to-digital converter background Guidance to the user Interfacing Test conditions Electrical environment Test equipment Test selection Manufacturer-supplied information 15 4 General test methods Test setup Sinewave test setup Arbitrary signal test setup Step signal setup Taking a record of data Use of output decimation in taking a record of data Equivalent time sampling and undersampling Extraction method Comments on the extraction method for equivalent time sampling Alternate extraction method Comments on alternate extraction method 39

4 1241 Table of Contents Excerpt 5 Sinewave testing and fitting 5.1 Curve fitting test method 5.4 Selecting signal amplitudes 5.5 Presenting sinewave data 5.6 Impurities of sinewave sources 5.7 Estimating impurity problems from sine-fitting results 5.8 Measuring and controlling sinewave impurities 6 Locating code transitions 6.1 Locating code transitions using a feedback loop 6.2 Alternate code transition location method based on ramp histogram 6.3 Alternate code transition location method, based on sine-wave histogram 6.4 Determining the static transfer curve 7 Analog input Static input resistance 7.2 Static input impedance versus input signal level 7.3 Static input current 7.4 Static gain and offset 8 Linearity 8.1 Integral nonlinearity 8.2 Absolute accuracy error 8.3 Differential nonlinearity and missing codes 8.4 Example INL and DNL data 8.5 Monotonicity

5 1241 Table of Contents Excerpt 8.6 Hysteresis 8.7 Harmonic and spurious distortion Total harmonic distortion Spurious free dynamic range 8.8 Intermodulation distortion Intermodulation distortion test method using two tones Intermodulation distortion test methods using more than two tones 8.9 Noise power ratio (NPR) 9 Noise (total) 9.1 Signal-to-noise and distortion ratio (SINAD) 9.2 Signal-to-noise ratio (SNR) 9.3 Effective number of bits (ENOB) Effects of harmonic distortion on sinewave tests 9.4 Random noise 10 Step response parameters 10.2 Slew rate limit 10.3 Settling time parameters 10.4 Transition duration of step response 10.5 Overshoot and precursors

6 1241 Table of Contents Excerpt 11 Frequency response parameters 11.1 Bandwidth (BW) 11.2 Gain error (gain flatness) 11.3 Frequency response and gain from step response 12 Differential gain and phase 13 Aperture effects 13.1 Aperture duration 13.2 Aperture delay 13.3 Aperture jitter 14 Additional tests and specification 14.1 Digital logic signals 14.2 Pipeline delay 14.3 Out-of-range recovery 14.4 Differential input specifications 14.6 Power supply parameters Annex A (Informative) ADC Architectures Annex B (Informative) Sinewave fitting algorithms Annex C (Normative) Discrete Fourier transforms and windowing Annex D (Informative) Presentation of Sinewave data

7 Some ADC Critical Parameters DNL ENOB NPR INL DG SINAD THD IMD SFDR = differential nonlinearity = effective number of bits = noise power ratio = integral nonlinearity = differential gain error = signal-to-noise and distortion ratio = total harmonic distortion = intermodulation distortion = differential phase error

8 Setup for Sinewave Ttesting

9 Setup for Arbitrary Signal Testing

10 DAC Standard Completely New Structure similar to ADC Standard. Attempt to finish this year. Waveform recorder is the primary test instrument Does not have to be as accurate as the DAC. Test signals are sinewaves and steps as in ADC standard but generated is bit stream.

11 DAC Standard Table of Contents Excerpt 1. Overview Scope and purpose Digital to analog converter and analog to digital converter differences and similarities Digital to analog converter background Guidance to the user Interfacing Coding Test conditions Test equipment Test selection Manufacturer supplied information Test methods Fitting sinewaves 39

12 DAC Standard Table of Contents Excerpt 6. Digital input Coding Clock and data feedthrough Static input parameters Timing parameters Analog inputs Analog output (single-ended and differential) Output impedance test method Short circuit current test method Compliance voltage test method Load current test method for voltage-source DACs Test method for dynamic range Static gain and offset test method Dynamic gain error Integral nonlinearity test method 49

13 DAC Standard Table of Contents Excerpt 10.2 Differential nonlinearity Monotonicity Spurious free dynamic range Noise Signal to noise and distortion ratio Test method for SINAD in the frequency domain Test method for SINAD in the time domain Signal to noise ratio Effective number of bits Noise power ratio Harmonic and spurious distortion Total harmonic distortion Intermodulation distortion Glitches /f Noise 62

14 DAC Standard Table of Contents Excerpt 13. Step response parameters Settling time parameters Transition duration Overshoot and precursors Interference-related DAC parameters Multitone power ratio Crosstalk (channel separation, channel isolation) Channel matching Channel skew Frequency response parameters Reference input bandwidth Digital-to-analog-conversion frequency response Differential gain and phase Power supply parameters 78 Annex A (Informative) DAC Architectures 83 Annex B (Informative) Sinewave fitting algorithms 88 Annex C (Informative): Discrete Fourier transforms and windowing 88 Annex D (Informative) Software considerations 100

15 General DAC Model Used in Standard Figure 5 - Block diagram interpolating DAC. If K = 1, the DAC is a noninterpolating DAC

16 Critical DAC parameters ACLR = adjacent channel leakage power ratio CM = channel matching DG = differential gain DNL = differential nonlinearity DP = differential phase ENOB = effective number of bits GE = gain error IMD = Intermodulation distortion INL = integral nonlinearity OV = Output voltage compliance range MTPR = Missing Tone Power Ratio SINAD = signal-to-noise and distortion ratio SFDR = spurious free dynamic range SNR = signal to noise ratio T S = settling time THD = total harmonic distortion THD+N = THD plus noise TR = transient response

17 DAC Test Setup Filter here to remove fundamental frequency and reduce dynamic range requirement of waveform recorder.

The Fundamentals of Mixed Signal Testing

The Fundamentals of Mixed Signal Testing The Fundamentals of Mixed Signal Testing Course Information The Fundamentals of Mixed Signal Testing course is designed to provide the foundation of knowledge that is required for testing modern mixed

More information

New Features of IEEE Std Digitizing Waveform Recorders

New Features of IEEE Std Digitizing Waveform Recorders New Features of IEEE Std 1057-2007 Digitizing Waveform Recorders William B. Boyer 1, Thomas E. Linnenbrink 2, Jerome Blair 3, 1 Chair, Subcommittee on Digital Waveform Recorders Sandia National Laboratories

More information

Testing A/D Converters A Practical Approach

Testing A/D Converters A Practical Approach Testing A/D Converters A Practical Approach Mixed Signal The seminar entitled Testing Analog-to-Digital Converters A Practical Approach is a one-day information intensive course, designed to address the

More information

Data Converters. Specifications for Data Converters. Overview. Testing and characterization. Conditions of operation

Data Converters. Specifications for Data Converters. Overview. Testing and characterization. Conditions of operation Data Converters Overview Specifications for Data Converters Pietro Andreani Dept. of Electrical and Information Technology Lund University, Sweden Conditions of operation Type of converter Converter specifications

More information

DATASHEET HI5805. Features. Applications. Ordering Information. Pinout. 12-Bit, 5MSPS A/D Converter. FN3984 Rev 7.00 Page 1 of 12.

DATASHEET HI5805. Features. Applications. Ordering Information. Pinout. 12-Bit, 5MSPS A/D Converter. FN3984 Rev 7.00 Page 1 of 12. 12-Bit, 5MSPS A/D Converter NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc DATASHEET FN3984 Rev 7.00 The HI5805

More information

DAC & ADC Testing Fundamental

DAC & ADC Testing Fundamental DAC & ADC Testing Fundamental Outline Specifications of DAC Specifications of ADC Test methodology Static specification Histogram method Transfer (and compare) method Dynamic specification FFT Polynomial

More information

Enhancing Analog Signal Generation by Digital Channel Using Pulse-Width Modulation

Enhancing Analog Signal Generation by Digital Channel Using Pulse-Width Modulation Enhancing Analog Signal Generation by Digital Channel Using Pulse-Width Modulation Angelo Zucchetti Advantest angelo.zucchetti@advantest.com Introduction Presented in this article is a technique for generating

More information

AD9772A - Functional Block Diagram

AD9772A - Functional Block Diagram F FEATURES single 3.0 V to 3.6 V supply 14-Bit DAC Resolution 160 MPS Input Data Rate 67.5 MHz Reconstruction Passband @ 160 MPS 74 dbc FDR @ 25 MHz 2 Interpolation Filter with High- or Low-Pass Response

More information

Digital Waveform Recorders

Digital Waveform Recorders Digital Waveform Recorders Error Models & Performance Measures Dan Knierim, Tektronix Fellow Experimental Set-up for high-speed phenomena Transducer(s) high-speed physical phenomenon under study physical

More information

DATASHEET HI5767. Features. Applications. Pinout. 10-Bit, 20/40/60MSPS A/D Converter with Internal Voltage Reference. FN4319 Rev 6.

DATASHEET HI5767. Features. Applications. Pinout. 10-Bit, 20/40/60MSPS A/D Converter with Internal Voltage Reference. FN4319 Rev 6. NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc 10-Bit, 20/40/60MSPS A/D Converter with Internal Voltage Reference

More information

Data Converters. Springer FRANCO MALOBERTI. Pavia University, Italy

Data Converters. Springer FRANCO MALOBERTI. Pavia University, Italy Data Converters by FRANCO MALOBERTI Pavia University, Italy Springer Contents Dedicat ion Preface 1. BACKGROUND ELEMENTS 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 The Ideal Data Converter Sampling 1.2.1 Undersampling

More information

IEEE TC-10: Update 2008

IEEE TC-10: Update 2008 IEEE TC-10: Update 2008 Thomas E. Linnenbrink 1, William B. Boyer 2, Robert M. Graham 3, Nicholas G. Paulter, Jr. 4, Steven J. Tilden 5 1 Chair, Waveform Generation, Measurement, and Analysis Committee

More information

Acquisition Time: Refer to Figure 1 when comparing SAR, Pipeline, and Delta-Sigma converter acquisition time. Signal Noise. Data Out Pipeline ADC

Acquisition Time: Refer to Figure 1 when comparing SAR, Pipeline, and Delta-Sigma converter acquisition time. Signal Noise. Data Out Pipeline ADC Application Report SBAA147A August 2006 Revised January 2008 A Glossary of Analog-to-Digital Specifications and Performance Characteristics Bonnie Baker... Data Acquisition Products ABSTRACT This glossary

More information

An Introduction to Mixed-Signal IC Test and Measurement

An Introduction to Mixed-Signal IC Test and Measurement An Introduction to Mixed-Signal IC Test and Measurement Mark Burns Texas Instruments, Incorporated Gordon W. Roberts McGill University New York Oxford OXFORD UNIVERSITY PRESS 2001 PREFACE xvii Chapter

More information

Fundamentals of Data Converters. DAVID KRESS Director of Technical Marketing

Fundamentals of Data Converters. DAVID KRESS Director of Technical Marketing Fundamentals of Data Converters DAVID KRESS Director of Technical Marketing 9/14/2016 Analog to Electronic Signal Processing Sensor (INPUT) Amp Converter Digital Processor Actuator (OUTPUT) Amp Converter

More information

Analog and Telecommunication Electronics

Analog and Telecommunication Electronics Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics D6 - High speed A/D converters» Spectral performance analysis» Undersampling techniques» Sampling jitter» Interleaving

More information

Maximizing GSPS ADC SFDR Performance: Sources of Spurs and Methods of Mitigation

Maximizing GSPS ADC SFDR Performance: Sources of Spurs and Methods of Mitigation Maximizing GSPS ADC SFDR Performance: Sources of Spurs and Methods of Mitigation Marjorie Plisch Applications Engineer, Signal Path Solutions November 2012 1 Outline Overview of the issue Sources of spurs

More information

400ksps/300ksps, Single-Supply, Low-Power, Serial 12-Bit ADCs with Internal Reference

400ksps/300ksps, Single-Supply, Low-Power, Serial 12-Bit ADCs with Internal Reference 19-1687; Rev 2; 12/10 EVALUATION KIT AVAILABLE General Description The 12-bit analog-to-digital converters (ADCs) combine a high-bandwidth track/hold (T/H), a serial interface with high conversion speed,

More information

APPLICATION NOTE 3942 Optimize the Buffer Amplifier/ADC Connection

APPLICATION NOTE 3942 Optimize the Buffer Amplifier/ADC Connection Maxim > Design Support > Technical Documents > Application Notes > Communications Circuits > APP 3942 Maxim > Design Support > Technical Documents > Application Notes > High-Speed Interconnect > APP 3942

More information

Lecture #6: Analog-to-Digital Converter

Lecture #6: Analog-to-Digital Converter Lecture #6: Analog-to-Digital Converter All electrical signals in the real world are analog, and their waveforms are continuous in time. Since most signal processing is done digitally in discrete time,

More information

DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS

DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS by Yves Geerts Alcatel Microelectronics, Belgium Michiel Steyaert KU Leuven, Belgium and Willy Sansen KU Leuven,

More information

4-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 16-Lead TSSOP AD7904/AD7914/AD7924

4-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 16-Lead TSSOP AD7904/AD7914/AD7924 a 4-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 16-Lead TSSOP AD7904/AD7914/AD7924 FEATURES Fast Throughput Rate: 1 MSPS Specified for V DD of 2.7 V to 5.25 V Low Power: 6 mw max at 1 MSPS with

More information

TUTORIAL 283 INL/DNL Measurements for High-Speed Analog-to- Digital Converters (ADCs)

TUTORIAL 283 INL/DNL Measurements for High-Speed Analog-to- Digital Converters (ADCs) Maxim > Design Support > Technical Documents > Tutorials > A/D and D/A Conversion/Sampling Circuits > APP 283 Maxim > Design Support > Technical Documents > Tutorials > High-Speed Signal Processing > APP

More information

A 12 bit 125 MHz ADC USING DIRECT INTERPOLATION

A 12 bit 125 MHz ADC USING DIRECT INTERPOLATION A 12 bit 125 MHz ADC USING DIRECT INTERPOLATION Dr R Allan Belcher University of Wales Swansea and Signal Conversion Ltd, 8 Bishops Grove, Swansea SA2 8BE Phone +44 973 553435 Fax +44 870 164 0107 E-Mail:

More information

Analog-to-Digital i Converters

Analog-to-Digital i Converters CSE 577 Spring 2011 Analog-to-Digital i Converters Jaehyun Lim, Kyusun Choi Department t of Computer Science and Engineering i The Pennsylvania State University ADC Glossary DNL (differential nonlinearity)

More information

ADC Based Measurements: a Common Basis for the Uncertainty Estimation. Ciro Spataro

ADC Based Measurements: a Common Basis for the Uncertainty Estimation. Ciro Spataro ADC Based Measurements: a Common Basis for the Uncertainty Estimation Ciro Spataro Department of Electric, Electronic and Telecommunication Engineering - University of Palermo Viale delle Scienze, 90128

More information

ADVANCED WAVEFORM GENERATION TECHNIQUES FOR ATE

ADVANCED WAVEFORM GENERATION TECHNIQUES FOR ATE ADVANCED WAVEFORM GENERATION TECHNIQUES FOR ATE Christopher D. Ziomek Emily S. Jones ZTEC Instruments, Inc. 7715 Tiburon Street NE Albuquerque, NM 87109 Abstract Comprehensive waveform generation is an

More information

+2.7V to +5.5V, Low-Power, Dual, Parallel 8-Bit DAC with Rail-to-Rail Voltage Outputs

+2.7V to +5.5V, Low-Power, Dual, Parallel 8-Bit DAC with Rail-to-Rail Voltage Outputs 9-565; Rev ; /99 +.7 to +5.5, Low-Power, Dual, Parallel General Description The MAX5 parallel-input, voltage-output, dual 8-bit digital-to-analog converter (DAC) operates from a single +.7 to +5.5 supply

More information

8-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 20-Lead TSSOP AD7908/AD7918/AD7928

8-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 20-Lead TSSOP AD7908/AD7918/AD7928 8-Channel, MSPS, 8-/0-/2-Bit ADCs with Sequencer in 20-Lead TSSOP AD7908/AD798/AD7928 FEATURES Fast throughput rate: MSPS Specified for AVDD of 2.7 V to 5.25 V Low power 6.0 mw max at MSPS with 3 V supply

More information

Low-Power Pipelined ADC Design for Wireless LANs

Low-Power Pipelined ADC Design for Wireless LANs Low-Power Pipelined ADC Design for Wireless LANs J. Arias, D. Bisbal, J. San Pablo, L. Quintanilla, L. Enriquez, J. Vicente, J. Barbolla Dept. de Electricidad y Electrónica, E.T.S.I. de Telecomunicación,

More information

8-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 20-Lead TSSOP AD7908/AD7918/AD7928

8-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 20-Lead TSSOP AD7908/AD7918/AD7928 8-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 20-Lead TSSOP AD7908/AD7918/AD7928 FEATURES Fast throughput rate: 1 MSPS Specified for AVDD of 2.7 V to 5.25 V Low power 6.0 mw max at 1 MSPS with

More information

The need for Data Converters

The need for Data Converters The need for Data Converters ANALOG SIGNAL (Speech, Images, Sensors, Radar, etc.) PRE-PROCESSING (Filtering and analog to digital conversion) DIGITAL PROCESSOR (Microprocessor) POST-PROCESSING (Digital

More information

4-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 16-Lead TSSOP AD7904/AD7914/AD7924

4-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 16-Lead TSSOP AD7904/AD7914/AD7924 Data Sheet 4-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 16-Lead TSSOP FEATURES Fast throughput rate: 1 MSPS Specified for AVDD of 2.7 V to 5.25 V Low power: 6 mw maximum at 1 MSPS with 3 V supplies

More information

MSP430 Teaching Materials

MSP430 Teaching Materials MSP430 Teaching Materials Chapter 9 Data Acquisition A/D Conversion Introduction Texas Instruments t Incorporated University of Beira Interior (PT) Pedro Dinis Gaspar, António Espírito Santo, Bruno Ribeiro,

More information

ZTEC Instruments. Oscilloscope Measurement Fundamentals: Avoiding Common Pitfalls Creston Kuenzi, Applications Engineer

ZTEC Instruments. Oscilloscope Measurement Fundamentals: Avoiding Common Pitfalls Creston Kuenzi, Applications Engineer ZTEC Instruments Oscilloscope Measurement Fundamentals: Avoiding Common Pitfalls Creston Kuenzi, Applications Engineer Purpose Learn About Oscilloscope Measurement Capabilities in Order to Avoid Inaccurate

More information

ANALOG CIRCUITS AND SIGNAL PROCESSING

ANALOG CIRCUITS AND SIGNAL PROCESSING ANALOG CIRCUITS AND SIGNAL PROCESSING Series Editors Mohammed Ismail, The Ohio State University Mohamad Sawan, École Polytechnique de Montréal For further volumes: http://www.springer.com/series/7381 Yongjian

More information

Sponsored by the Waveform Generation Measurement and Analysis Technical Committee

Sponsored by the Waveform Generation Measurement and Analysis Technical Committee IEEE Standard for Terminology and Test Methods IEEE Std 90003-2008 for Analog-to-Digital IEEE Std 90003-2008 Converters IEEE Instrumentation & Measurement Society Sponsored by the Waveform Generation Measurement

More information

Computation of Error in Estimation of Nonlinearity in ADC Using Histogram Technique

Computation of Error in Estimation of Nonlinearity in ADC Using Histogram Technique Engineering, 2011, 3, 583-587 doi:10.4236/eng.2011.36069 Published Online June 2011 (http://www.scirp.org/journal/eng) Computation of Error in Estimation of Nonlinearity in ADC Using Histogram Technique

More information

12-bit 50/100/125 MSPS 1-channel ADC

12-bit 50/100/125 MSPS 1-channel ADC SPECIFICATION 1 FEATURES TSMC CMOS 65 nm High speed pipelined ADC Resolution 12 bit Conversion rate 50/100/125 MHz Different power supplies for digital (1.2 V) and analog (1.2 V) parts Low standby current

More information

Tiny, 2.1mm x 1.6mm, 3Msps, Low-Power, Serial 12-Bit ADC

Tiny, 2.1mm x 1.6mm, 3Msps, Low-Power, Serial 12-Bit ADC EVALUATION KIT AVAILABLE MAX1118 General Description The MAX1118 is a tiny (2.1mm x 1.6mm), 12-bit, compact, high-speed, low-power, successive approximation analog-to-digital converter (ADC). This high-performance

More information

SPT BIT, 30 MSPS, TTL, A/D CONVERTER

SPT BIT, 30 MSPS, TTL, A/D CONVERTER 12-BIT, MSPS, TTL, A/D CONVERTER FEATURES Monolithic 12-Bit MSPS Converter 6 db SNR @ 3.58 MHz Input On-Chip Track/Hold Bipolar ±2.0 V Analog Input Low Power (1.1 W Typical) 5 pf Input Capacitance TTL

More information

SECTION 4 HIGH SPEED SAMPLING AND HIGH SPEED ADCs, Walt Kester

SECTION 4 HIGH SPEED SAMPLING AND HIGH SPEED ADCs, Walt Kester SECTION 4 HIGH SPEED SAMPLING AND HIGH SPEED ADCs, Walt Kester INTRODUCTION High speed ADCs are used in a wide variety of real-time DSP signal-processing applications, replacing systems that used analog

More information

Pipeline vs. Sigma Delta ADC for Communications Applications

Pipeline vs. Sigma Delta ADC for Communications Applications Pipeline vs. Sigma Delta ADC for Communications Applications Noel O Riordan, Mixed-Signal IP Group, S3 Semiconductors noel.oriordan@s3group.com Introduction The Analog-to-Digital Converter (ADC) is a key

More information

AD Bit, 20/40/65 MSPS 3 V Low Power A/D Converter. Preliminary Technical Data

AD Bit, 20/40/65 MSPS 3 V Low Power A/D Converter. Preliminary Technical Data FEATURES Ultra Low Power 90mW @ 0MSPS; 135mW @ 40MSPS; 190mW @ 65MSPS SNR = 66.5 dbc (to Nyquist); SFDR = 8 dbc @.4MHz Analog Input ENOB = 10.5 bits DNL=± 0.5 LSB Differential Input with 500MHz Full Power

More information

Analog-to-Digital Converter Survey & Analysis. Bob Walden. (310) Update: July 16,1999

Analog-to-Digital Converter Survey & Analysis. Bob Walden. (310) Update: July 16,1999 Analog-to-Digital Converter Survey & Analysis Update: July 16,1999 References: 1. R.H. Walden, Analog-to-digital converter survey and analysis, IEEE Journal on Selected Areas in Communications, vol. 17,

More information

Analog to Digital Conversion

Analog to Digital Conversion Analog to Digital Conversion Florian Erdinger Lehrstuhl für Schaltungstechnik und Simulation Technische Informatik der Uni Heidelberg VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg

More information

DATASHEET HI5667. Features. Applications. Part Number Information. Pinout. 8-Bit, 60MSPS A/D Converter with Internal Voltage Reference

DATASHEET HI5667. Features. Applications. Part Number Information. Pinout. 8-Bit, 60MSPS A/D Converter with Internal Voltage Reference OBSOLETE PODUCT NO ECOMMENDED EPLACEMENT contact our Technical Support Center at 1-888-INTESIL or www.intersil.com/tsc 8-Bit, 60MSPS A/D Converter with Internal Voltage eference DATASHEET FN4584 ev 2.00

More information

Cell-based Application Specific Products. Application Note. Data Converter Terminology. Introduction

Cell-based Application Specific Products. Application Note. Data Converter Terminology. Introduction Data Converter Terminology Introduction This application note describes a number of parameters related to "binary" and "linear" data converters, as specified in Atmel's datasheets, and discusses to what

More information

16-Channel, 1 MSPS, 12-Bit ADC with Sequencer in 28-Lead TSSOP AD7490-EP

16-Channel, 1 MSPS, 12-Bit ADC with Sequencer in 28-Lead TSSOP AD7490-EP Enhanced Product FEATURES Fast throughput rate: 1 MSPS Specified for VDD of 4.75 V to 5.25 V Low power at maximum throughput rates 12.5 mw maximum at 1 MSPS with 5 V supplies 16 (single-ended) inputs with

More information

IP Specification. 12-Bit 125 MSPS Duel ADC in SMIC40L IPS_S40L_ADC12X2_125M FEATURES APPLICATIONS GENERAL DESCRIPTION. Single Supply 1.

IP Specification. 12-Bit 125 MSPS Duel ADC in SMIC40L IPS_S40L_ADC12X2_125M FEATURES APPLICATIONS GENERAL DESCRIPTION. Single Supply 1. 12-Bit 125 MSPS Duel ADC in SMIC40L FEATURES Single Supply 1.15V 125 MSPS Conversion Rate AVDD AVSS VDD VSS Current Consumption 45 mw @ 125 MSPS Dynamic Performance @ 125MSPS 65 dbfs SNR -68 dbc THD 70

More information

CMOS Sigma-Delta Modulator AD7720

CMOS Sigma-Delta Modulator AD7720 a FEATURES 12.5 MHz Master Clock Frequency V to +2.5 V or 1.25 V Input Range Single Bit Output Stream 9 Dynamic Range Power Supplies: AVDD, DVDD: +5 V 5% On-Chip 2.5 V Voltage Reference 28-Lead TSSOP VIN(+)

More information

ADC12C Bit, 95/105 MSPS A/D Converter

ADC12C Bit, 95/105 MSPS A/D Converter 12-Bit, 95/105 MSPS A/D Converter General Description The ADC12C105 is a high-performance CMOS analog-todigital converter capable of converting analog input signals into 12-bit digital words at rates up

More information

14-Bit, 600Msps, High-Dynamic-Performance DAC with LVDS Inputs

14-Bit, 600Msps, High-Dynamic-Performance DAC with LVDS Inputs 19-3619; Rev 1; 3/7 EVALUATION KIT AVAILABLE 14-Bit, 6Msps, High-Dynamic-Performance General Description The advanced 14-bit, 6Msps, digital-toanalog converter (DAC) meets the demanding performance requirements

More information

RTH GHz Bandwidth High Linearity Track-and-Hold REV-DATE PA FILE DS_0162PA2-3215

RTH GHz Bandwidth High Linearity Track-and-Hold REV-DATE PA FILE DS_0162PA2-3215 RTH090 25 GHz Bandwidth High Linearity Track-and-Hold REV-DATE PA2-3215 FILE DS RTH090 25 GHz Bandwidth High Linearity Track-and-Hold Features 25 GHz Input Bandwidth Better than -40dBc THD Over the Total

More information

ADC Linearity Test Signal Generation Algorithm

ADC Linearity Test Signal Generation Algorithm APCCAS Session : Accord Network Room Test Technology Ⅰ ID : 1569327697 ADC Linearity Test Signal Generation Algorithm S. Uemori, T. J. Yamaguchi, S. Ito, Y. Tan, H. Kobayashi, N. Takai Gunma University,

More information

DATASHEET HI5660. Features. Ordering Information. Applications. Pinout. 8-Bit, 125/60MSPS, High Speed D/A Converter. FN4521 Rev 7.

DATASHEET HI5660. Features. Ordering Information. Applications. Pinout. 8-Bit, 125/60MSPS, High Speed D/A Converter. FN4521 Rev 7. DATASHEET HI5660 8-Bit, 125/60MSPS, High Speed D/A Converter The HI5660 is an 8-bit, 125MSPS, high speed, low power, D/A converter which is implemented in an advanced CMOS process. Operating from a single

More information

Characterizing Distortion in Successive-Approximation Analog-to-Digital Converters due to Off-Chip Capacitors within the Voltage Reference Circuit

Characterizing Distortion in Successive-Approximation Analog-to-Digital Converters due to Off-Chip Capacitors within the Voltage Reference Circuit Characterizing Distortion in Successive-Approximation Analog-to-Digital Converters due to Off-Chip Capacitors within the Voltage Reference Circuit by Sriram Moorthy A thesis presented to the University

More information

16-Channel, 1 MSPS, 12-Bit ADC with Sequencer in 28-Lead TSSOP AD7490

16-Channel, 1 MSPS, 12-Bit ADC with Sequencer in 28-Lead TSSOP AD7490 a FEATURES Fast Throughput Rate: 1 MSPS Specified for V DD of 2.7 V to 5.25 V Low Power at Max Throughput Rates: 5.4 mw Max at 870 ksps with 3 V Supplies 12.5 mw Max at 1 MSPS with 5 V Supplies 16 (Single-Ended)

More information

System Two Cascade Plus Audio Test and Measurement System

System Two Cascade Plus Audio Test and Measurement System Testing for Optimal Results System Two Cascade Plus Audio Test and Measurement System Unmatched Performance Turn on High Performance Testing with System Two Cascade Plus Audio Precision s System Two Cascade

More information

ADC11DL066 Dual 11-Bit, 66 MSPS, 450 MHz Input Bandwidth A/D Converter w/internal Reference

ADC11DL066 Dual 11-Bit, 66 MSPS, 450 MHz Input Bandwidth A/D Converter w/internal Reference ADC11DL066 Dual 11-Bit, 66 MSPS, 450 MHz Input Bandwidth A/D Converter w/internal Reference General Description The ADC11DL066 is a dual, low power monolithic CMOS analog-to-digital converter capable of

More information

The Battle for Data Fidelity:Understanding the SFDR Spec

The Battle for Data Fidelity:Understanding the SFDR Spec The Battle for Data Fidelity:Understanding the SFDR Spec As A/D converters (ADC) and data acquisition boards increase their bandwidth, more and more are including the spurious free dynamic range (SFDR)

More information

ADCS7476/ADCS7477/ADCS7478 1MSPS, 12-/10-/8-Bit A/D Converters in 6-Lead SOT-23

ADCS7476/ADCS7477/ADCS7478 1MSPS, 12-/10-/8-Bit A/D Converters in 6-Lead SOT-23 ADCS7476/ADCS7477/ADCS7478 1MSPS, 12-/10-/8-Bit A/D Converters in 6-Lead SOT-23 General Description The ADCS7476, ADCS7477, and ADCS7478 are low power, monolithic CMOS 12-, 10- and 8-bit analog-to-digital

More information

PRODUCT OVERVIEW REF FLASH ADC S/H BUFFER 24 +5V SUPPLY +12V/+15V SUPPLY. Figure 1. ADS-917 Functional Block Diagram

PRODUCT OVERVIEW REF FLASH ADC S/H BUFFER 24 +5V SUPPLY +12V/+15V SUPPLY. Figure 1. ADS-917 Functional Block Diagram PRODUCT OVERVIEW The is a high-performance, 14-bit, 1MHz sampling A/D converter. This device samples input signals up to Nyquist frequencies with no missing codes. The features outstanding dynamic performance

More information

LTC2216/LTC Bit, 80Msps/65Msps Low Noise ADC APPLICATIONS TYPICAL APPLICATION

LTC2216/LTC Bit, 80Msps/65Msps Low Noise ADC APPLICATIONS TYPICAL APPLICATION FEATURES n Sample Rate: Msps/65Msps n 81.5dBFS Noise Floor n 1dB SFDR n SFDR >95dB at 7MHz n 85fs RMS Jitter n 2.75V P-P Input Range n 4MHz Full Power Bandwidth S/H n Optional Internal Dither n Optional

More information

Low Power, Pseudo Differential, 100 ksps 12-Bit ADC in an 8-Lead SOT-23 AD7457

Low Power, Pseudo Differential, 100 ksps 12-Bit ADC in an 8-Lead SOT-23 AD7457 Low Power, Pseudo Differential, 100 ksps 12-Bit ADC in an 8-Lead SOT-23 AD7457 FEATURES Specified for VDD of 2.7 V to 5.25 V Low power: 0.9 mw max at 100 ksps with VDD = 3 V 3 mw max at 100 ksps with VDD

More information

Radiation Test Workshop 2016

Radiation Test Workshop 2016 Radiation Test Workshop 2016 1 TÜV NORD Group main areas ENERGY HEALTH AND NUTRITION 2 IT NATURAL RESOURCES MOBILITY AEROSPACE & ELECTRONIC Aerospace & Electronic Business Unit Alter technology group:

More information

Dual, 16-Bit nanodac+ with 4 ppm/ C Reference, SPI Interface AD5689R-EP

Dual, 16-Bit nanodac+ with 4 ppm/ C Reference, SPI Interface AD5689R-EP Dual, 6-Bit nanodac+ with 4 ppm/ C Reference, SPI Interface FEATURES High relative accuracy (INL): ±4 LSB maximum at 6 bits Low drift.5 V reference: 4 ppm/ C typical Tiny package: 3 mm 3 mm, 6-lead LFCSP

More information

ADC12DL040. ADC12DL040 Dual 12-Bit, 40 MSPS, 3V, 210mW A/D Converter. Literature Number: SNAS250C

ADC12DL040. ADC12DL040 Dual 12-Bit, 40 MSPS, 3V, 210mW A/D Converter. Literature Number: SNAS250C ADC12DL040 ADC12DL040 Dual 12-Bit, 40 MSPS, 3V, 210mW A/D Converter Literature Number: SNAS250C ADC12DL040 Dual 12-Bit, 40 MSPS, 3V, 210mW A/D Converter General Description The ADC12DL040 is a dual, low

More information

REVISION HISTORY. 8/15 Revision 0: Initial Version. Rev. 0 Page 2 of 17

REVISION HISTORY. 8/15 Revision 0: Initial Version. Rev. 0 Page 2 of 17 Dual, 6-Bit nanodac+ with 4 ppm/ C Reference, SPI Interface FEATURES High relative accuracy (INL): ±4 LSB maximum at 6 bits Low drift.5 V reference: 4 ppm/ C typical Tiny package: 3 mm 3 mm, 6-lead LFCSP

More information

Data Converter Topics. Suggested Reference Texts

Data Converter Topics. Suggested Reference Texts Data Converter Topics Basic Operation of Data Converters Uniform sampling and reconstruction Uniform amplitude quantization Characterization and Testing Common ADC/DAC Architectures Selected Topics in

More information

Lecture 9, ANIK. Data converters 1

Lecture 9, ANIK. Data converters 1 Lecture 9, ANIK Data converters 1 What did we do last time? Noise and distortion Understanding the simplest circuit noise Understanding some of the sources of distortion 502 of 530 What will we do today?

More information

Data Conversion and Lab (17.368) Fall Lecture Outline

Data Conversion and Lab (17.368) Fall Lecture Outline Data Conversion and Lab (17.368) Fall 2013 Lecture Outline Class # 03 September 19, 2013 Dohn Bowden 1 Today s Lecture Outline Administrative Detailed Technical Discussions Lab Sample and Hold Finish Lab

More information

DATASHEET HI1175. Features. Ordering Information. Applications. Pinout. 8-Bit, 20MSPS, Flash A/D Converter. FN3577 Rev 8.

DATASHEET HI1175. Features. Ordering Information. Applications. Pinout. 8-Bit, 20MSPS, Flash A/D Converter. FN3577 Rev 8. 8-Bit, 2MSPS, Flash A/D Converter Pb-Free and RoHS Compliant DATASHEET FN377 Rev 8. The HI117 is an 8-bit, analog-to-digital converter built in a 1.4 m CMOS process. The low power, low differential gain

More information

8-Channel, 10-Bit, 65MSPS Analog-to-Digital Converter

8-Channel, 10-Bit, 65MSPS Analog-to-Digital Converter ADS5277 FEATURES An integrated phase lock loop (PLL) multiplies the Maximum Sample Rate: 65MSPS incoming ADC sampling clock by a factor of 12. This high-frequency clock is used in the data serialization

More information

Data Converter Fundamentals

Data Converter Fundamentals IsLab Analog Integrated Circuit Design Basic-25 Data Converter Fundamentals כ Kyungpook National University IsLab Analog Integrated Circuit Design Basic-1 A/D Converters in Signal Processing Signal Sources

More information

Dual CMOS - Modulators AD7724

Dual CMOS - Modulators AD7724 a FEATURES 13 MHz Master Clock Frequency V to +2.5 V or 1.25 V Input Range Single Bit Output Stream 9 Dynamic Range Power Supplies AVDD, DVDD: 5 V 5% DVDD1: 3 V 5% Logic Outputs 3 V/5 V Compatible On-Chip

More information

5 V Integrated High Speed ADC/Quad DAC System AD7339

5 V Integrated High Speed ADC/Quad DAC System AD7339 a FEATURES 8-Bit A/D Converter Two 8-Bit D/A Converters Two 8-Bit Serial D/A Converters Single +5 V Supply Operation On-Chip Reference Power-Down Mode 52-Lead PQFP Package 5 V Integrated High Speed ADC/Quad

More information

A 4 GSample/s 8-bit ADC in. Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California

A 4 GSample/s 8-bit ADC in. Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California A 4 GSample/s 8-bit ADC in 0.35 µm CMOS Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California 1 Outline Background Chip Architecture

More information

LTC2207/LTC Bit, 105Msps/80Msps ADCs DESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATION

LTC2207/LTC Bit, 105Msps/80Msps ADCs DESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATION FEATURES Sample Rate: 15Msps/8Msps 78.2 Noise Floor 1dB SFDR SFDR >82dB at 25MHz (1.5V P-P Input Range) PGA Front End (2.25V P-P or 1.5V P-P Input Range) 7MHz Full Power Bandwidth S/H Optional Internal

More information

ADC Bit 65 MSPS 3V A/D Converter

ADC Bit 65 MSPS 3V A/D Converter 10-Bit 65 MSPS 3V A/D Converter General Description The is a monolithic CMOS analog-to-digital converter capable of converting analog input signals into 10-bit digital words at 65 Megasamples per second

More information

8 GHz Bandwidth Low Noise 1 GS/s Dual Track-and-Hold

8 GHz Bandwidth Low Noise 1 GS/s Dual Track-and-Hold RTH030 8 GHz Bandwidth Low Noise 1 GS/s Dual Track-and-Hold Features 8 GHz Input Bandwidth (0.25 Vpp V IN Differential) 100-1000 MHz Sampling Rate (TH1) 10-1000 MHz Output Data Rate (TH2) -74 db Hold Mode

More information

User-friendly Matlab tool for easy ADC testing

User-friendly Matlab tool for easy ADC testing User-friendly Matlab tool for easy ADC testing Tamás Virosztek, István Kollár Budapest University of Technology and Economics, Department of Measurement and Information Systems Budapest, Hungary, H-1521,

More information

PART* MAX5354EUA MAX5354EPA TOP VIEW OUT. SPI and QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor Corp.

PART* MAX5354EUA MAX5354EPA TOP VIEW OUT. SPI and QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor Corp. 19-1167; Rev 1; 2/97 1-Bit Voltage-Output DACs General Description The combine a low-power, voltageoutput, 1-bit digital-to-analog converter (DAC) and a precision output amplifier in an 8-pin µmax or DIP

More information

Analyzing A/D and D/A converters

Analyzing A/D and D/A converters Analyzing A/D and D/A converters 2013. 10. 21. Pálfi Vilmos 1 Contents 1 Signals 3 1.1 Periodic signals 3 1.2 Sampling 4 1.2.1 Discrete Fourier transform... 4 1.2.2 Spectrum of sampled signals... 5 1.2.3

More information

8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer AD7938/AD7939

8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer AD7938/AD7939 Data Sheet 8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer FEATURES Throughput rate: 1.5 MSPS Specified for VDD of 2.7 V to 5.25 V Power consumption 6 mw maximum at 1.5 MSPS with

More information

MAX11626 MAX11629/ MAX11632/MAX Bit, 300ksps ADCs with FIFO and Internal Reference

MAX11626 MAX11629/ MAX11632/MAX Bit, 300ksps ADCs with FIFO and Internal Reference EVALUATION KIT AVAILABLE MAX11626 MAX11629/ General Description The MAX11626 MAX11629/ are serial 12-bit analog-to-digital converters (ADCs) with an internal reference. These devices feature on-chip FIFO,

More information

1.8V, 10-Bit, 250Msps Analog-to-Digital Converter with LVDS Outputs for Wideband Applications

1.8V, 10-Bit, 250Msps Analog-to-Digital Converter with LVDS Outputs for Wideband Applications 19-3029; Rev 2; 8/08 EVALUATION KIT AVAILABLE 1.8V, 10-Bit, 2Msps Analog-to-Digital Converter General Description The is a monolithic 10-bit, 2Msps analogto-digital converter (ADC) optimized for outstanding

More information

ENGINEERING FOR RURAL DEVELOPMENT Jelgava, EDUCATION METHODS OF ANALOGUE TO DIGITAL CONVERTERS TESTING AT FE CULS

ENGINEERING FOR RURAL DEVELOPMENT Jelgava, EDUCATION METHODS OF ANALOGUE TO DIGITAL CONVERTERS TESTING AT FE CULS EDUCATION METHODS OF ANALOGUE TO DIGITAL CONVERTERS TESTING AT FE CULS Jakub Svatos, Milan Kriz Czech University of Life Sciences Prague jsvatos@tf.czu.cz, krizm@tf.czu.cz Abstract. Education methods for

More information

4-Channel, 1.5 MSPS, 12-Bit and 10 Bit Parallel ADCs with a Sequencer AD7933/AD7934

4-Channel, 1.5 MSPS, 12-Bit and 10 Bit Parallel ADCs with a Sequencer AD7933/AD7934 4-Channel, 1.5 MSPS, 12-Bit and 10 Bit Parallel ADCs with a Sequencer AD7933/AD7934 FEATURES FUNCTIONAL BLOCK DIAGRAM Fast throughput rate: 1.5 MSPS Specified for VDD of 2.7 V to 5.25 V Low power 6 mw

More information

Ultra-Low-Power, 10Msps, 8-Bit ADC

Ultra-Low-Power, 10Msps, 8-Bit ADC 19-599; Rev ; 1/1 EVALUATION KIT AVAILABLE Ultra-Low-Power, 1Msps, 8-Bit ADC General Description The is an ultra-low-power, 8-bit, 1Msps analog-to-digital converter (ADC). The device features a fully differential

More information

FUNCTIONAL BLOCK DIAGRAM DIGITAL VIDEO ENGINE

FUNCTIONAL BLOCK DIAGRAM DIGITAL VIDEO ENGINE FEATURES CMOS DUAL CHANNEL 10bit 40MHz DAC LOW POWER DISSIPATION: 180mW(+3V) DIFFERENTIAL NONLINEARITY ERROR: 0.5LSB SIGNAL-to-NOISE RATIO: 59dB SPURIOUS-FREE DYNAMIC RANGE:69dB BUILD-IN DIGITAL ENGINE

More information

NPTEL. VLSI Data Conversion Circuits - Video course. Electronics & Communication Engineering.

NPTEL. VLSI Data Conversion Circuits - Video course. Electronics & Communication Engineering. NPTEL Syllabus VLSI Data Conversion Circuits - Video course COURSE OUTLINE This course covers the analysis and design of CMOS Analog-to-Digital and Digital-to-Analog Converters,with about 7 design assigments.

More information

15-Bit, 65Msps ADC with -78.2dBFS Noise Floor for IF Applications

15-Bit, 65Msps ADC with -78.2dBFS Noise Floor for IF Applications 19-3022; Rev 1; 2/04 15-Bit, 65Msps ADC with -78.2dBFS General Description The is a 5V, high-speed, high-performance analog-to-digital converter (ADC) featuring a fully differential wideband track-and-hold

More information

Reconfigurable 6 GHz Vector Signal Transceiver with I/Q Interface

Reconfigurable 6 GHz Vector Signal Transceiver with I/Q Interface SPECIFICATIONS PXIe-5645 Reconfigurable 6 GHz Vector Signal Transceiver with I/Q Interface Contents Definitions...2 Conditions... 3 Frequency...4 Frequency Settling Time... 4 Internal Frequency Reference...

More information

Appendix G - Specifications. G Specifications. Appendix G - Specifications ANALOG SIGNAL OUTPUTS. Low Distortion Sine Wave. Frequency Accuracy

Appendix G - Specifications. G Specifications. Appendix G - Specifications ANALOG SIGNAL OUTPUTS. Low Distortion Sine Wave. Frequency Accuracy ANALOG SIGNAL OUTPUTS Low Distortion Sine Wave Frequency Range 10 Hz to 120 khz Frequency ±0.5% Frequency Resolution 0.02% Amplitude Range (20 Hz - 30 khz) 1 Balanced 0.25 mv to 25.00 Vrms [-70 to +30.17

More information

ADC07D1520. Low Power, 7-Bit, Dual 1.5 GSPS or Single 3.0 GSPS A/D Converter. General Description. Features. Key Specifications.

ADC07D1520. Low Power, 7-Bit, Dual 1.5 GSPS or Single 3.0 GSPS A/D Converter. General Description. Features. Key Specifications. Low Power, 7-Bit, Dual 1.5 GSPS or Single 3.0 GSPS A/D Converter General Description The ADC07D1520 is a dual, low power, high performance CMOS analog-to-digital converter. The ADC07D1520 digitizes signals

More information

1.75 MSPS, 4 mw 10-Bit/12-Bit Parallel ADCs AD7470/AD7472

1.75 MSPS, 4 mw 10-Bit/12-Bit Parallel ADCs AD7470/AD7472 a FEATURES Specified for V DD of 2.7 V to 5.25 V 1.75 MSPS for AD7470 (10-Bit) 1.5 MSPS for AD7472 (12-Bit) Low Power AD7470: 3.34 mw Typ at 1.5 MSPS with 3 V Supplies 7.97 mw Typ at 1.75 MSPS with 5 V

More information

16-Bit, 135ksps, Single-Supply ADCs with Bipolar Analog Input Range

16-Bit, 135ksps, Single-Supply ADCs with Bipolar Analog Input Range 19-2755; Rev 1; 8/3 16-Bit, 135ksps, Single-Supply ADCs with General Description The 16-bit, low-power, successiveapproximation analog-to-digital converters (ADCs) feature automatic power-down, a factory-trimmed

More information

Integrated Circuit Design for High-Speed Frequency Synthesis

Integrated Circuit Design for High-Speed Frequency Synthesis Integrated Circuit Design for High-Speed Frequency Synthesis John Rogers Calvin Plett Foster Dai ARTECH H O US E BOSTON LONDON artechhouse.com Preface XI CHAPTER 1 Introduction 1 1.1 Introduction to Frequency

More information

Lab.3. Tutorial : (draft) Introduction to CODECs

Lab.3. Tutorial : (draft) Introduction to CODECs Lab.3. Tutorial : (draft) Introduction to CODECs Fig. Basic digital signal processing system Definition A codec is a device or computer program capable of encoding or decoding a digital data stream or

More information