Analog to Digital Conversion
|
|
- Agnes Harrison
- 6 years ago
- Views:
Transcription
1 Analog to Digital Conversion Florian Erdinger Lehrstuhl für Schaltungstechnik und Simulation Technische Informatik der Uni Heidelberg VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 1
2 Content Introduction ADC Characteristics / Terminology Sampling & Quantization ADC Properties: ENOB, INL, DNL ADC Architectures VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 2
3 Analog to Digital Conversion analoge Information ADC DSP DAC analoge Information Digitale Signal Processor Why process signals in the digital domain? Effect of reduced CMOS feature size and supply voltages: Do not really improve performance of analog signal processing, same Cs needed (see later) (kt/c noise) Digital circuits: more compact, faster, automated design less power dissipation à Convert analog signals into the digital domain for processing Rapid progress in digital signal progress has put high demands on AD converters VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 3
4 Basic Principle of Conversion ADC function: quantize signal, find digital representation digital output codes represent analog values converter finds output code which best matches input signal Basic ADC components: Sample & hold (S&H) circuit for the input signal Reference circuit to define the conversion steps A DAC to provide comparison levels Comparator to compare the input signal to the reference levels Some (digital) logic to store intermediate values, control switches etc. VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 4
5 ADC Characteristics (1) Resolution N: number of bits (8 bit à 2 8 = 256 steps) resolution is often confused with accuracy Signal to Noise Ratio SNR Effective Number Of Bits ENOB number of bits that are noise free lower bits can be used when averaging over many samples SNR, determines ENOB Transfer Characteristic: Missing codes, monotonicity Differential Non-Linearity DNL: quality of bin sizes Integral Non-Linearity INL: deviation from straight line Sampling Rate f s à speed Bandwidth BW, usually 0..f s /2 (Nyquist criterion) VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 5
6 ADC Characteristics (2) Accuracy Offset Error Gain Error can usually be fixed by calibration VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 6
7 ADC Characteristics (3) Full Scale Range FSR (max. / min. input) V fs = analog full scale signal that can be converted LSB / MSB: Least and Most Significant Bit A LSB = FSR / 2 N : step size in analog domain P ADC : power consumption FoM: Figure of Merit FoMs try to incorporate ADC properties in a single number for quick comparison give an estimate of the quality of the design most importantly: P ADC, BW and ENOB (SINAD) different FoMs exist classical: Walden FoM, newer: Schreier FoM definitions later VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 7
8 Sampling & Quantization ADC circuit performs two step process: sampling & quantization Sampling: conversion of a time continuous signal to a time discrete signal Nyquist CriterionSignal can be reconstructed if: f s > 2 x f max,sig Quantization: conversion of an analog (amplitude continuous) signal to a discrete value from a finite set of values Quantization is a non-linear operation, many input values are mapped to the same output value VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 8
9 Sampling Switch and sampling cap form an RC, R is noisy vn2 = sqrt(4ktr) The RC circuit filters the noise of the resistor Choose C so that thermal noise is less than quant. noise N req. C hold (*) V ktc ff 1.2 mv pf 0.3 mv pf 70 uv pf 17uV pf 4.4uV (*) for V fs = 1V Oversampling converters can use smaller Cs à see later VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 9
10 Quantization Error low resolution (N<7) à quantization strongly depends on the signal, shows up as distortion for larger resolution: quantization can be approximated as white noise (in the band 0..f s /2) assumption: probability density of the signal is uniform across the conversion range à error varies linearly from -0.5 LSB to +0.5 LSB Quantization error power (Q 2 ) is estimation value of the variance: VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 10
11 Signal to Noise Ratio (SNR) Signal-to-quantization-noise: compares power of full scale sine wave to quant. error power With and we can approximate SN Q R = 62 db for a 10 bit ADC 74 db for a 12 bit ADC VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 11
12 Effective Number of Bits How many bits are noise free? Calculation uses signal-to-noise-and-distortion ratio (SINAD or SNDR) Effective Number of Bits (ENOB) is given by: (using eq. on prev. slide and solving for 8 bit, 0.5 LSB if loss is 12 bit, 1bit ENOB is used in figure of merits to compare the performance of different ADCs (see later slides) VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 12
13 Differential Linearity The Differential Non-Linearity (DNL) is the deviation of each step to the ideal step A LSB : usually specified as max(dnl) sometimes: DNL rms VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 13
14 Integral Linearity The Integral Non-Linearity (INL) is deviation of the actual conversion curve from the ideal curve INL is calculated with where A(i) is the actual conversion curve usually, the extremes are stated: min,max(inl) VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 14
15 ADC ARCHITECTURES VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 15
16 ADC Architectures Two main categories: Nyquist rate / oversampled Nyquist rate ADCs: f sig,max = f s / 2 maximum achievable signal bandwidth determined by Nyquist criterion larger bandwidth achievable than with oversampled converters usually limited to bits Oversampled ADCs: f sig,max << f s oversampling trades speed versus resolution very high resolution up to bits achievable VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 16
17 Nyquist Rate ADCs Parallel Search (Flash Converters) one step à very fast requires 2 N reference levels and comparators à very expensive (power & area) scaling bad, exponential growth in power and area Sequential Search (Successive Approximation) reference level is switched, for instance in binary fashion N clock cycles for N bits scales better than flash converter Linear Search Converter compare to ALL reference levels must provide all reference levels successively extremely slow but with minimum amount of hardware can be made very robust w.r.t component variation VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 17
18 Flash ADC V in compared simultaneously to 2 N reference levels à therm. code. Very fast Expensive in power & area usually only 6-7 bit Design challenges: cap input all comp. same time à XTALK matching of Rs Comp may not draw current VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 18
19 Two Stage Flash ADC 2 flash stages: coarse & fine 1 st stage: coarse conversion to for inst. half range for MSBs conversion to analog & subtraction from input signal 2 nd stage: fine conversion for LSBs U in 4 Bit Flash DAC x 16 4 Bit Flash 4 MSB 4 LSB slower than full flash architecture but substantially reduces cost (power & hardware) error correction possible in 2 nd stage by using more bits VLSI very Design popular - Mixed Mode for Simulation fast ADCs F. Erdinger, ZITI, Uni Heidelberg Page 19
20 Successive Approximation Compare input signal to DAC voltage (binary search) Output = DAC code generates V that is closest to V in 1 st : compare to V ref / 2 V in < V ref /2 V in < V ref /2 2 nd step: compare to V ref /4 compare to 3/2 V ref... N step required Comparator V in S&H Needs a precise DAC (matching) no way back if an early decision was wrong DAC V ref Logik VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 20
21 Single Slope ADC Principle: Convert input voltage to current Integrate current à V ramp Measure time until V ramp reaches V ref using dig. counter Use digital counter to measure time V rmp T = (V ref -V in )*C/I rmp V ref V in Slopes constant V in V ref time meas, dig. logic T t Problem: time depends on devices characteristic integration capacitor, current source sample V in VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 21
22 Dual Slope ADC Trick to solve dependency on devices: dual slope architect. Integrator Comparator V in V ref V sig = T 1 V in /RC R time meas. dig. logic V int Slope depend s on V in constant slopes 2 integrations to cancel out RC: Q sig = -T 1 x V in /R = -T 2 x V ref /R à V in = T 2 / T 1 x V ref Reset T 1 T 2 t à T 2 = V in /V ref x T 2 T1 is fixed, measure T2 for digital output value VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 22
23 Exersice In the mixed-mode simulation tutorial, you have designed a simple single slope ADC. Implement the current source with real devices and simulate the transfer characteristic. What determines the INL of your ADC? Estimate the INL, then simulate. Can you improve it? What determines the DNL? Make a simple dual slope design as shown in the slides. Make an analog simulation first. Change R and C. If you still have time, implement a comparator. Hint: start with a differential amplifier. VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 23
24 Algorithmic ADCs Type: sequential search SAR: uses DAC to provide reference levels Here: signal is modified and reference is constant Operation principle: N steps required for N bits, start with MSB if (Vin > Vref) dig[i] = 1; out = 2 x (Vin-Vref); else dig[i] = 0; out = 2 x Vin U in Comparator next stage U ref x 2 U ref Bit i VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 24
25 Algorithmic ADCs U in Comparator next stage U ref x 2 U ref Bit i Principle is quite simple à very popular Can stage single stage stage or pipeline with more stages Implementation: current mode (SPADIC), capacitive Quality of stage (comparator, x2) determines number of bits Error correction possible in every stage VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 25
26 Pipelining Use several (possibly identical) stages Compute result and forward to next stage Usually 1 bit / stage Very fast sample rate possible Digital output appears with latency, usually N clock cycles Well suited for algorithmic ADCs VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 26
27 Sigma Delta ADC Concepts: Oversampling Noise shaping Digital filtering Decimation à f clk >> f s à shift quant. noise out of signal band à filter out of band noise à output rate = f s 1 st order and higher order ΣΔ Modulators can be used à can get very complex Two principal topologies of ΣΔ Modulators exist: Time continuous Time discrete Here: time discrete modulators, 1 st order... VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 27
28 Oversampling Oversampling ratio is defined as Nyquist converter: Quantization power is uniformly distributed over frequency till half the sample rate Total noise power is found by integrating from 0 to f b BW f b f s = f s,ny f s = 4 x f s,ny VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 28
29 Reduced quantization error results in a reduced SNR and more ENOB: Oversampling is only effective when the quantization error can be approximated as white à not effective for DC signals A helper signal can be added to DC signals to be able to exploit oversample, for inst. white noise Oversampling can be employed to improve ENOB not only valid for ΣΔ-ADCs but for any ADC VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 29
30 Noise Shaping Basic idea: Oversampling creates an additional frequency range mirror images of the signal in the frequency domain around f s (created by DTFT) are shifted further away due to oversampling BW f s = f s,ny f b f s,ny 4 x f s,ny BW mirrors due to sampling f s = 4 x f s,ny f b f s,ny 4 x f s,ny VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 30
31 Noise Shaping Push the quantization noise to higher frequencies Filter in later stage to remove out of band noise In Z-domain we get: using a unit delay for J(z) we get: VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 31
32 Noise Shaping Noise transfer to the output in the frequency domain using z -1 = e jωπ : (NTF = Noise Transfer Function) total noise in band from 0 to f/2: Org. quantization energy Shaped quantization energy f b f s /2 freq (linear) VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 32
33 Noise Shaping In band noise: Reminder: this is only possible with oversampling In band noise power is related with a cube power OSR 1 from oversampling OSR 2 from noise shaping loop OSR x 2 à noise power / 8 (=9dB) à ENOB += 1.5 VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 33
34 Sigma Delta Modulator Scheme Basic Scheme: Input signal (X(s)) is oversampled with f s >> f b Signal component and quantization error are circulated in a loop Construct transfer function such that signal passes, quantization error filtered (in signal band) Output: bit stream, average is the input signal Simplest form, 1 st order modulator with 1 bit quantizer (ADC) and 1 bit DAC VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 34
35 Exercise 2 Implement a simple Sigma Delta Modulator using VerilogA Simulate for a couple of DC input values Reconstruct the input signal from the bit stream using an analog low pass filter VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg Page 35
Lecture #6: Analog-to-Digital Converter
Lecture #6: Analog-to-Digital Converter All electrical signals in the real world are analog, and their waveforms are continuous in time. Since most signal processing is done digitally in discrete time,
More informationCMOS High Speed A/D Converter Architectures
CHAPTER 3 CMOS High Speed A/D Converter Architectures 3.1 Introduction In the previous chapter, basic key functions are examined with special emphasis on the power dissipation associated with its implementation.
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 5: Data Conversion ADC Background/Theory Examples Background Physical systems are typically analogue To apply digital signal processing, the analogue signal
More informationLecture 9, ANIK. Data converters 1
Lecture 9, ANIK Data converters 1 What did we do last time? Noise and distortion Understanding the simplest circuit noise Understanding some of the sources of distortion 502 of 530 What will we do today?
More informationElectronics A/D and D/A converters
Electronics A/D and D/A converters Prof. Márta Rencz, Gábor Takács, Dr. György Bognár, Dr. Péter G. Szabó BME DED December 1, 2014 1 / 26 Introduction The world is analog, signal processing nowadays is
More informationFundamentals of Data Converters. DAVID KRESS Director of Technical Marketing
Fundamentals of Data Converters DAVID KRESS Director of Technical Marketing 9/14/2016 Analog to Electronic Signal Processing Sensor (INPUT) Amp Converter Digital Processor Actuator (OUTPUT) Amp Converter
More informationEE247 Lecture 22. Figures of merit (FOM) and trends for ADCs How to use/not use FOM. EECS 247 Lecture 22: Data Converters 2004 H. K.
EE247 Lecture 22 Pipelined ADCs Combining the bits Stage implementation Circuits Noise budgeting Figures of merit (FOM) and trends for ADCs How to use/not use FOM Oversampled ADCs EECS 247 Lecture 22:
More informationCMOS ADC & DAC Principles
CMOS ADC & DAC Principles Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 201 Table of contents Definitions Digital-to-analog converters Resistive Capacitive
More informationAnalog-to-Digital i Converters
CSE 577 Spring 2011 Analog-to-Digital i Converters Jaehyun Lim, Kyusun Choi Department t of Computer Science and Engineering i The Pennsylvania State University ADC Glossary DNL (differential nonlinearity)
More informationSummary Last Lecture
Interleaved ADCs EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations
More information2. ADC Architectures and CMOS Circuits
/58 2. Architectures and CMOS Circuits Francesc Serra Graells francesc.serra.graells@uab.cat Departament de Microelectrònica i Sistemes Electrònics Universitat Autònoma de Barcelona paco.serra@imb-cnm.csic.es
More informationThe need for Data Converters
The need for Data Converters ANALOG SIGNAL (Speech, Images, Sensors, Radar, etc.) PRE-PROCESSING (Filtering and analog to digital conversion) DIGITAL PROCESSOR (Microprocessor) POST-PROCESSING (Digital
More informationTuesday, March 1st, 9:15 11:00. Snorre Aunet Nanoelectronics group Department of Informatics University of Oslo.
Nyquist Analog to Digital it Converters Tuesday, March 1st, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo 3.1 Introduction 3.1.1 DAC applications
More informationAssoc. Prof. Dr. Burak Kelleci
DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING ANALOG-TO-DIGITAL AND DIGITAL- TO-ANALOG CONVERTERS Assoc. Prof. Dr. Burak Kelleci Fall 2018 OUTLINE Nyquist-Rate DAC Thermometer-Code Converter Hybrid
More informationAnalog-to-Digital Converters
EE47 Lecture 3 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationAnalog to Digital Converters
Analog to Digital Converters By: Byron Johns, Danny Carpenter Stephanie Pohl, Harry Bo Marr http://ume.gatech.edu/mechatronics_course/fadc_f05.ppt (unless otherwise marked) Presentation Outline Introduction:
More informationWorking with ADCs, OAs and the MSP430
Working with ADCs, OAs and the MSP430 Bonnie Baker HPA Senior Applications Engineer Texas Instruments 2006 Texas Instruments Inc, Slide 1 Agenda An Overview of the MSP430 Data Acquisition System SAR Converters
More informationThe counterpart to a DAC is the ADC, which is generally a more complicated circuit. One of the most popular ADC circuit is the successive
1 The counterpart to a DAC is the ADC, which is generally a more complicated circuit. One of the most popular ADC circuit is the successive approximation converter. 2 3 The idea of sampling is fully covered
More informationAD9772A - Functional Block Diagram
F FEATURES single 3.0 V to 3.6 V supply 14-Bit DAC Resolution 160 MPS Input Data Rate 67.5 MHz Reconstruction Passband @ 160 MPS 74 dbc FDR @ 25 MHz 2 Interpolation Filter with High- or Low-Pass Response
More informationData Acquisition & Computer Control
Chapter 4 Data Acquisition & Computer Control Now that we have some tools to look at random data we need to understand the fundamental methods employed to acquire data and control experiments. The personal
More informationA Successive Approximation ADC based on a new Segmented DAC
A Successive Approximation ADC based on a new Segmented DAC segmented current-mode DAC successive approximation ADC bi-direction segmented current-mode DAC DAC INL 0.47 LSB DNL 0.154 LSB DAC 3V 8 2MS/s
More informationData Converters. Lecture Fall2013 Page 1
Data Converters Lecture Fall2013 Page 1 Lecture Fall2013 Page 2 Representing Real Numbers Limited # of Bits Many physically-based values are best represented with realnumbers as opposed to a discrete number
More informationEE247 Lecture 24. EE247 Lecture 24
EE247 Lecture 24 Administrative EE247 Final exam: Date: Wed. Dec. 15 th Time: -12:30pm-3:30pm- Location: 289 Cory Closed book/course notes No calculators/cell phones/pdas/computers Bring one 8x11 paper
More informationADC Resolution: Myth and Reality
ADC Resolution: Myth and Reality Mitch Ferguson, Applications Engineering Manager Class ID: CC19I Renesas Electronics America Inc. Mr. Mitch Ferguson Applications Engineering Manager Specializes support
More informationTesting A/D Converters A Practical Approach
Testing A/D Converters A Practical Approach Mixed Signal The seminar entitled Testing Analog-to-Digital Converters A Practical Approach is a one-day information intensive course, designed to address the
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Final Exam EECS 247 H. Khorramabadi Tues., Dec. 14, 2010 FALL 2010 Name: SID: Total number of
More informationLinear Integrated Circuits
Linear Integrated Circuits Single Slope ADC Comparator checks input voltage with integrated reference voltage, V REF At the same time the number of clock cycles is being counted. When the integrator output
More informationOutline. Analog/Digital Conversion
Analog/Digital Conversion The real world is analog. Interfacing a microprocessor-based system to real-world devices often requires conversion between the microprocessor s digital representation of values
More informationDesign of Pipeline Analog to Digital Converter
Design of Pipeline Analog to Digital Converter Vivek Tripathi, Chandrajit Debnath, Rakesh Malik STMicroelectronics The pipeline analog-to-digital converter (ADC) architecture is the most popular topology
More informationWorkshop ESSCIRC. Low-Power Data Acquisition System For Very Small Signals At Low Frequencies With12-Bit- SAR-ADC. 17. September 2010.
Workshop ESSCIRC Low-Power Data Acquisition System For Very Small Signals At Low Frequencies With12-Bit- SAR-ADC 17. September 2010 Christof Dohmen Outline System Overview Analog-Front-End Chopper-Amplifier
More informationPHYS225 Lecture 22. Electronic Circuits
PHYS225 Lecture 22 Electronic Circuits Last lecture Digital to Analog Conversion DAC Converts digital signal to an analog signal Computer control of everything! Various types/techniques for conversion
More informationAsynchronous SAR ADC: Past, Present and Beyond. Mike Shuo-Wei Chen University of Southern California MWSCAS 2014
Asynchronous SAR ADC: Past, Present and Beyond Mike Shuo-Wei Chen University of Southern California MWSCAS 2014 1 Roles of ADCs Responsibility of ADC is increasing more BW, more dynamic range Potentially
More informationLecture 10, ANIK. Data converters 2
Lecture, ANIK Data converters 2 What did we do last time? Data converter fundamentals Quantization noise Signal-to-noise ratio ADC and DAC architectures Overview, since literature is more useful explaining
More informationAdvantages of Analog Representation. Varies continuously, like the property being measured. Represents continuous values. See Figure 12.
Analog Signals Signals that vary continuously throughout a defined range. Representative of many physical quantities, such as temperature and velocity. Usually a voltage or current level. Digital Signals
More informationChoosing the Best ADC Architecture for Your Application Part 3:
Choosing the Best ADC Architecture for Your Application Part 3: Hello, my name is Luis Chioye, I am an Applications Engineer with the Texas Instruments Precision Data Converters team. And I am Ryan Callaway,
More informationCyber-Physical Systems ADC / DAC
Cyber-Physical Systems ADC / DAC ICEN 553/453 Fall 2018 Prof. Dola Saha 1 Analog-to-Digital Converter (ADC) Ø ADC is important almost to all application fields Ø Converts a continuous-time voltage signal
More informationSummary Last Lecture
EE247 Lecture 23 Converters Techniques to reduce flash complexity Interpolating (continued) Folding Multi-Step s Two-Step flash Pipelined s EECS 247 Lecture 23: Data Converters 26 H.K. Page 1 Summary Last
More informationAnalogue to Digital Conversion
Analogue to Digital Conversion Turns electrical input (voltage/current) into numeric value Parameters and requirements Resolution the granularity of the digital values Integral NonLinearity proportionality
More informationMixed-Signal-Electronics
1 Mixed-Signal-Electronics PD Dr.-Ing. Stephan Henzler 2 Chapter 6 Nyquist Rate Analog-to-Digital Converters 3 Analog-to-Digital Converter Families Architecture Variant Speed Precision Counting Operation
More informationThe Case for Oversampling
EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More information3. DAC Architectures and CMOS Circuits
1/30 3. DAC Architectures and CMOS Circuits Francesc Serra Graells francesc.serra.graells@uab.cat Departament de Microelectrònica i Sistemes Electrònics Universitat Autònoma de Barcelona paco.serra@imb-cnm.csic.es
More informationChapter 2 Signal Conditioning, Propagation, and Conversion
09/0 PHY 4330 Instrumentation I Chapter Signal Conditioning, Propagation, and Conversion. Amplification (Review of Op-amps) Reference: D. A. Bell, Operational Amplifiers Applications, Troubleshooting,
More informationTUTORIAL 283 INL/DNL Measurements for High-Speed Analog-to- Digital Converters (ADCs)
Maxim > Design Support > Technical Documents > Tutorials > A/D and D/A Conversion/Sampling Circuits > APP 283 Maxim > Design Support > Technical Documents > Tutorials > High-Speed Signal Processing > APP
More informationAppendix A Comparison of ADC Architectures
Appendix A Comparison of ADC Architectures A comparison of continuous-time delta-sigma (CT ), pipeline, and timeinterleaved (TI) SAR ADCs which target wide signal bandwidths (greater than 100 MHz) and
More informationSummary Last Lecture
EE247 Lecture 23 Converters Techniques to reduce flash complexity Interpolating (continued) Folding Multi-Step s Two-Step flash Pipelined s EECS 247 Lecture 23: Data Converters 26 H.K. Page Summary Last
More informationThe Importance of Data Converter Static Specifications Don't Lose Sight of the Basics! by Walt Kester
TUTORIAL The Importance of Data Converter Static Specifications Don't Lose Sight of the Basics! INTRODUCTION by Walt Kester In the 1950s and 1960s, dc performance specifications such as integral nonlinearity,
More informationSummary Last Lecture
EE47 Lecture 5 Pipelined ADCs (continued) How many bits per stage? Algorithmic ADCs utilizing pipeline structure Advanced background calibration techniques Oversampled ADCs Why oversampling? Pulse-count
More informationAbstract Abstract approved:
AN ABSTRACT OF THE DISSERTATION OF Taehwan Oh for the degree of Doctor of Philosophy in Electrical and Computer Engineering presented on May 29, 2013. Title: Power Efficient Analog-to-Digital Converters
More informationDesign Approaches for Low-Power Reconfigurable Analog-to-Digital Converters
Design Approaches for Low-Power Reconfigurable Analog-to-Digital Converters A Thesis Presented in Partial Fulfillment of the Requirements for the Degree Master of Science in the Graduate School of The
More informationELG3336: Converters Analog to Digital Converters (ADCs) Digital to Analog Converters (DACs)
ELG3336: Converters Analog to Digital Converters (ADCs) Digital to Analog Converters (DACs) Digital Output Dout 111 110 101 100 011 010 001 000 ΔV, V LSB V ref 8 V FSR 4 V 8 ref 7 V 8 ref Analog Input
More informationBased with permission on lectures by John Getty Laboratory Electronics II (PHSX262) Spring 2011 Lecture 9 Page 1
Today 3// Lecture 9 Analog Digital Conversion Sampled Data Acquisition Systems Discrete Sampling and Nyquist Digital to Analog Conversion Analog to Digital Conversion Homework Study for Exam next week
More informationCHAPTER. delta-sigma modulators 1.0
CHAPTER 1 CHAPTER Conventional delta-sigma modulators 1.0 This Chapter presents the traditional first- and second-order DSM. The main sources for non-ideal operation are described together with some commonly
More informationThe Fundamentals of Mixed Signal Testing
The Fundamentals of Mixed Signal Testing Course Information The Fundamentals of Mixed Signal Testing course is designed to provide the foundation of knowledge that is required for testing modern mixed
More informationMSP430 Teaching Materials
MSP430 Teaching Materials Chapter 9 Data Acquisition A/D Conversion Introduction Texas Instruments t Incorporated University of Beira Interior (PT) Pedro Dinis Gaspar, António Espírito Santo, Bruno Ribeiro,
More informationLab.3. Tutorial : (draft) Introduction to CODECs
Lab.3. Tutorial : (draft) Introduction to CODECs Fig. Basic digital signal processing system Definition A codec is a device or computer program capable of encoding or decoding a digital data stream or
More informationDesign And Simulation Of First Order Sigma Delta ADC In 0.13um CMOS Technology Jaydip H. Chaudhari PG Student L. C. Institute of Technology, Bhandu
Design And Simulation Of First Order Sigma Delta ADC In 0.13um CMOS Technology Jaydip H. Chaudhari PG Student L. C. Institute of Technology, Bhandu Gireeja D. Amin Assistant Professor L. C. Institute of
More informationUNIT III Data Acquisition & Microcontroller System. Mr. Manoj Rajale
UNIT III Data Acquisition & Microcontroller System Mr. Manoj Rajale Syllabus Interfacing of Sensors / Actuators to DAQ system, Bit width, Sampling theorem, Sampling Frequency, Aliasing, Sample and hold
More informationMixed-Signal-Electronics
1 Mixed-Signal-Electronics PD Dr.-Ing. Stephan Henzler 2 Chapter 6 Nyquist Rate Analog-to-Digital Converters 3 Pipelined ADC 2 4 High-Speed ADC: Pipeline Processing Stephan Henzler Advanced Integrated
More informationFUNDAMENTALS OF ANALOG TO DIGITAL CONVERTERS: PART I.1
FUNDAMENTALS OF ANALOG TO DIGITAL CONVERTERS: PART I.1 Many of these slides were provided by Dr. Sebastian Hoyos January 2019 Texas A&M University 1 Spring, 2019 Outline Fundamentals of Analog-to-Digital
More informationA 2-bit/step SAR ADC structure with one radix-4 DAC
A 2-bit/step SAR ADC structure with one radix-4 DAC M. H. M. Larijani and M. B. Ghaznavi-Ghoushchi a) School of Engineering, Shahed University, Tehran, Iran a) ghaznavi@shahed.ac.ir Abstract: In this letter,
More informationDATASHEET HI5805. Features. Applications. Ordering Information. Pinout. 12-Bit, 5MSPS A/D Converter. FN3984 Rev 7.00 Page 1 of 12.
12-Bit, 5MSPS A/D Converter NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc DATASHEET FN3984 Rev 7.00 The HI5805
More informationEE247 Lecture 26. This lecture is taped on Wed. Nov. 28 th due to conflict of regular class hours with a meeting
EE47 Lecture 6 This lecture is taped on Wed. Nov. 8 th due to conflict of regular class hours with a meeting Any questions regarding this lecture could be discussed during regular office hours or in class
More informationSigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC
Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC Jinseok Koh Wireless Analog Technology Center Texas Instruments Inc. Dallas, TX Outline Fundamentals for ADCs Over-sampling and Noise
More informationA Novel Differential Switching Capacitor DAC for 10-bit SAR ADC
A Novel Differential Switching Capacitor DAC for 10-bit SAR ADC 1 Dr. Jamuna S, 2 Dr. Dinesha P, 3 Kp Shashikala, 4 Haripriya T 1,2,3,4 Department of ECE, Dayananda Sagar College of Engineering, Bengaluru,
More informationDESIGN OF A SUCCESSIVE APPROXIMATION (SAR) ADC IN 65 nm TECHNOLOGY
DESIGN OF A SUCCESSIVE APPROXIMATION (SAR) ADC IN 65 nm TECHNOLOGY SUBMITTED BY Department of Electrical and Information Technology Faculty of Engineering, LTH, Lund University SE- 221 00 Lund, Sweden
More informationAcquisition Time: Refer to Figure 1 when comparing SAR, Pipeline, and Delta-Sigma converter acquisition time. Signal Noise. Data Out Pipeline ADC
Application Report SBAA147A August 2006 Revised January 2008 A Glossary of Analog-to-Digital Specifications and Performance Characteristics Bonnie Baker... Data Acquisition Products ABSTRACT This glossary
More informationHow do ADCs work? Martin Rowe, Senior Technical Editor -- 7/1/2002 Test & Measurement World
More information
Wideband Sampling by Decimation in Frequency
Wideband Sampling by Decimation in Frequency Martin Snelgrove http://www.kapik.com 192 Spadina Ave. Suite 218 Toronto, Ontario, M5T2C2 Canada Copyright Kapik Integration 2011 WSG: New Architectures for
More information10.1: A 4 GSample/s 8b ADC in 0.35-um CMOS
10.1: A 4 GSample/s 8b ADC in 0.35-um CMOS Ken Poulton, Robert Neff, Art Muto, Wei Liu*, Andy Burstein**, Mehrdad Heshami*** Agilent Technologies, Palo Alto, CA *Agilent Technologies, Colorado Springs,
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering And Computer Sciences MULTIFREQUENCY CELL IMPEDENCE MEASUREMENT
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering And Computer Sciences MULTIFREQUENCY CELL IMPEDENCE MEASUREMENT EE247 Term Project Eddie Ng Mounir Bohsali Professor
More informationData Converters. Springer FRANCO MALOBERTI. Pavia University, Italy
Data Converters by FRANCO MALOBERTI Pavia University, Italy Springer Contents Dedicat ion Preface 1. BACKGROUND ELEMENTS 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 The Ideal Data Converter Sampling 1.2.1 Undersampling
More informationLow-Power Pipelined ADC Design for Wireless LANs
Low-Power Pipelined ADC Design for Wireless LANs J. Arias, D. Bisbal, J. San Pablo, L. Quintanilla, L. Enriquez, J. Vicente, J. Barbolla Dept. de Electricidad y Electrónica, E.T.S.I. de Telecomunicación,
More informationA 4-bit High Speed, Low Power Flash ADC by Employing Binary Search Algorithm 1 Brahmaiah Throvagunta, 2 Prashant K Shah
A 4-bit High Speed, Low Power Flash ADC by Employing Binary Search Algorithm 1 Brahmaiah Throvagunta, 2 Prashant K Shah 1 Master of Technology,Dept. of VLSI &Embedded Systems,Sardar Vallabhbhai National
More informationAnalogue to Digital Conversion
Analogue to Digital Conversion Turns electrical input (voltage/current) into numeric value Parameters and requirements Resolution the granularity of the digital values Integral NonLinearity proportionality
More informationEE247 Lecture 23. Advanced calibration techniques. Compensating inter-stage amplifier non-linearity Calibration via parallel & slow ADC
EE247 Lecture 23 Pipelined ADCs Combining the bits Stage implementation Circuits Noise budgeting Advanced calibration techniques Compensating inter-stage amplifier non-linearity Calibration via parallel
More informationEECS 247 Lecture 18: Data Converters- Track & Hold- ADC Design 2009 Page 1. EE247 Lecture 18
EE247 Lecture 8 ADC Converters Sampling (continued) Bottom-plate switching Track & hold T/H circuits T/H combined with summing/difference function T/H circuit incorporating gain & offset cancellation T/H
More informationFYS3240 PC-based instrumentation and microcontrollers. Signal sampling. Spring 2015 Lecture #5
FYS3240 PC-based instrumentation and microcontrollers Signal sampling Spring 2015 Lecture #5 Bekkeng, 29.1.2015 Content Aliasing Nyquist (Sampling) ADC Filtering Oversampling Triggering Analog Signal Information
More informationRESIDUE AMPLIFIER PIPELINE ADC
RESIDUE AMPLIFIER PIPELINE ADC A direct-conversion ADC designed only with Op-Amps Abstract This project explores the design of a type of direct-conversion ADC called a Residue Amplifier Pipeline ADC. Direct-conversion
More informationAdministrative. No office hour on Thurs. this week Instead, office hour 3 to 4pm on Wed.
Administrative No office hour on Thurs. this week Instead, office hour 3 to 4pm on Wed. EECS 247 Lecture 2 Nyquist Rate ADC: Architecture & Design 27 H.K. Page EE247 Lecture 2 ADC Converters Sampling (continued)
More informationADC and DAC Standards Update
ADC and DAC Standards Update Revised ADC Standard 2010 New terminology to conform to Std-1057 SNHR became SNR SNR became SINAD Added more detailed test-setup descriptions Added more appendices Reorganized
More informationAnalysis of the system level design of a 1.5 bit/stage pipeline ADC 1 Amit Kumar Tripathi, 2 Rishi Singhal, 3 Anurag Verma
014 Fourth International Conference on Advanced Computing & Communication Technologies Analysis of the system level design of a 1.5 bit/stage pipeline ADC 1 Amit Kumar Tripathi, Rishi Singhal, 3 Anurag
More informationDesign of a 200MS/s, 8-bit Time based Analog to Digital Converter in 65nm CMOS Technology
Design of a 200MS/s, 8-bit Time based Analog to Digital Converter in 65nm CMOS Technology Ahmed Abdelaziz Mohamed Mohamed Mohamed Abdelkader Mohamed Mahmoud Ahmed Ali Hassan Ali Supervised by Dr. Hassan
More informationEliminate Pipeline Headaches with New 12-Bit 3Msps SAR ADC by Dave Thomas and William C. Rempfer
A new 12-bit 3Msps ADC brings new levels of performance and ease of use to high speed ADC applications. By raising the speed of the successive approximation (SAR) method to 3Msps, it eliminates the many
More informationA 9.35-ENOB, 14.8 fj/conv.-step Fully- Passive Noise-Shaping SAR ADC
A 9.35-ENOB, 14.8 fj/conv.-step Fully- Passive Noise-Shaping SAR ADC Zhijie Chen, Masaya Miyahara, Akira Matsuzawa Tokyo Institute of Technology Symposia on VLSI Technology and Circuits Outline Background
More informationA 1 GS/s 6 bits Time-Based Analog-to-Digital Converter
A 1 GS/s 6 bits Time-Based Analog-to-Digital Converter By Ahmed Ali El Sayed Ali Ali El Hussien Ali Hassan Maged Ali Ahmed Ahmed Ghazal Mohammed Mostafa Mohammed Hassoubh Nabil Mohammed Nabil Gomaa Under
More informationVoltage-to-Time Converter for High-Speed Time-Based Analog-to-Digital Converters
Voltage-to-Time Converter for High-Speed Time-Based Analog-to-Digital Converters Waqas Hassan Siddiqui School of Electrical Engineering Thesis submitted for examination for the degree of Master of Science
More informationThe Real World is Analog ADC are necessary to convert the real world signals (analog) into the digital form for easy processing. Digital Processing
Data Converters The Real World is Analog ADC are necessary to convert the real world signals (analog) into the digital form for easy processing ADC Digital Processing (Computer, DSP...) DAC Real World:
More informationNPTEL. VLSI Data Conversion Circuits - Video course. Electronics & Communication Engineering.
NPTEL Syllabus VLSI Data Conversion Circuits - Video course COURSE OUTLINE This course covers the analysis and design of CMOS Analog-to-Digital and Digital-to-Analog Converters,with about 7 design assigments.
More informationData Converters. Specifications for Data Converters. Overview. Testing and characterization. Conditions of operation
Data Converters Overview Specifications for Data Converters Pietro Andreani Dept. of Electrical and Information Technology Lund University, Sweden Conditions of operation Type of converter Converter specifications
More informationAnalog I/O. ECE 153B Sensor & Peripheral Interface Design Winter 2016
Analog I/O ECE 153B Sensor & Peripheral Interface Design Introduction Anytime we need to monitor or control analog signals with a digital system, we require analogto-digital (ADC) and digital-to-analog
More informationDesign of 28 nm FD-SOI CMOS 800 MS/s SAR ADC for wireless applications
Design of 28 nm FD-SOI CMOS 800 MS/s SAR ADC for wireless applications Master s thesis in Embedded Electronic System Design VICTOR ÅBERG Department of Computer Science and Engineering CHALMERS UNIVERSITY
More informationFYS3240 PC-based instrumentation and microcontrollers. Signal sampling. Spring 2017 Lecture #5
FYS3240 PC-based instrumentation and microcontrollers Signal sampling Spring 2017 Lecture #5 Bekkeng, 30.01.2017 Content Aliasing Sampling Analog to Digital Conversion (ADC) Filtering Oversampling Triggering
More informationImplementation of a 200 MSps 12-bit SAR ADC
Master Thesis Project Implementation of a 200 MSps 12-bit SAR ADC Authors: Principal supervisor at LTH: Supervisors at Ericsson: Examiner at LTH: Victor Gylling & Robert Olsson Pietro Andreani Mattias
More informationArchitectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters
0 Architectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters F. Maloberti University of Pavia - Italy franco.maloberti@unipv.it 1 Introduction Summary Sigma-Delta
More informationAnalog to Digital Converters
Analog to Digital Converters ADC review ADC Types Pipelined Data Converter Design Basic concepts eview existing approaches Pipelined Design Strategies 1 Analog to Digital Converters Most widely used mixed-signal
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative EE247 Final exam: Date: Mon. Dec. 18 th Time: 12:30pm-3:30pm Location: 241 Cory Hall Extra office hours: Thurs. Dec. 14 th, 10:30am-12pm Closed book/course notes No calculators/cell
More informationDESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS
DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS by Yves Geerts Alcatel Microelectronics, Belgium Michiel Steyaert KU Leuven, Belgium and Willy Sansen KU Leuven,
More informationA Low Power Small Area Multi-bit Quantizer with A Capacitor String in Sigma-Delta Modulator
A Low Power Small Area Multi-bit uantizer with A Capacitor String in Sigma-Delta Modulator Xuia Wang, Jian Xu, and Xiaobo Wu Abstract An ultra-low power area-efficient fully differential multi-bit quantizer
More informationCDK bit, 25 MSPS 135mW A/D Converter
CDK1304 10-bit, 25 MSPS 135mW A/D Converter FEATURES n 25 MSPS converter n 135mW power dissipation n On-chip track-and-hold n Single +5V power supply n TTL/CMOS outputs n 5pF input capacitance n Tri-state
More informationA single-slope 80MS/s ADC using two-step time-to-digital conversion
A single-slope 80MS/s ADC using two-step time-to-digital conversion The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published
More information