ANALOG CIRCUITS AND SIGNAL PROCESSING

Transcription

1 ANALOG CIRCUITS AND SIGNAL PROCESSING Series Editors Mohammed Ismail, The Ohio State University Mohamad Sawan, École Polytechnique de Montréal For further volumes:

2

3 Yongjian Tang Hans Hegt Arthur van Roermund Dynamic-Mismatch Mapping for Digitally-Assisted DACs 123

4 Yongjian Tang MaxLinear Inc. Carlsbad, CA, USA Arthur van Roermund Department of Electrical Engineering Eindhoven University of Technology Eindhoven, The Netherlands Hans Hegt Department of Electrical Engineering Eindhoven University of Technology Eindhoven, The Netherlands ISBN ISBN (ebook) DOI / Springer New York Heidelberg Dordrecht London Library of Congress Control Number: Springer Science+Business Media New York 2013 This work is subject to copyright. All rights are reserved by the Publisher, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed. Exempted from this legal reservation are brief excerpts in connection with reviews or scholarly analysis or material supplied specifically for the purpose of being entered and executed on a computer system, for exclusive use by the purchaser of the work. Duplication of this publication or parts thereof is permitted only under the provisions of the Copyright Law of the Publisher s location, in its current version, and permission for use must always be obtained from Springer. Permissions for use may be obtained through RightsLink at the Copyright Clearance Center. Violations are liable to prosecution under the respective Copyright Law. The use of general descriptive names, registered names, trademarks, service marks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use. While the advice and information in this book are believed to be true and accurate at the date of publication, neither the authors nor the editors nor the publisher can accept any legal responsibility for any errors or omissions that may be made. The publisher makes no warranty, express or implied, with respect to the material contained herein. Printed on acid-free paper Springer is part of Springer Science+Business Media (

5 Contents 1 Introduction Digital-to-Analog Converters Introduction to DACs Time Domain Response Frequency Domain Response Applications Performance Specifications Static Performance (DC) Specifications Dynamic Performance (AC) Specifications Architectures Binary Architecture Thermometer (Unary) Architecture Segmented Architecture Physical Implementations Resistor DAC Capacitor DAC Current-Steering DAC (CS-DAC) State of The Art Conclusions Modeling and Analysis of Performance Limitations in CS-DACs Static Mismatch Error Error Source: Amplitude Error Effect on Static Performance Effect on Dynamic Performance Dynamic Mismatch Error Error Sources: Amplitude and Timing Errors Dynamic Mismatch in Frequency Domain New Parameters to Evaluate Dynamic Matching: Dynamic-DNL and Dynamic-INL Comparison to Traditional Static DNL & INL v

6 vi Contents 3.3 Non-mismatch Error Sampling Jitter Common Duty-Cycle Error Finite Output Impedance Data-Dependent Switching Interference Summary of Performance Limitations Conclusions Design Techniques for High-Performance Intrinsic and Smart CS-DACs Introduction to Smart DACs Design Techniques for Intrinsic DACs Non-mismatch-Error Focused Techniques Mismatch-Error Focused Techniques Design Techniques for Smart DACs Analog Calibration Techniques Digital Calibration Techniques Summary of Design Techniques for Intrinsic and Smart DACs Conclusions A Novel Digital Calibration Technique: Dynamic-Mismatch Mapping (DMM) Theory of Dynamic-Mismatch Mapping Measurement of Dynamic-Mismatch Error Measurement Flow Sine-Wave Demodulation vs. Square-Wave Demodulation Weight Function Between Amplitude and Timing Errors Theoretical Evaluation of DMM Effect of f m on Performance Improvement Robustness of DMM Application of DMM and Comparison to Other Techniques Conclusions An On-chip Dynamic-Mismatch Sensor Based on a Zero-IF Receiver Architecture Considerations Analog Front-End Design Circuit Design Signal Transfer Function Noise Analysis ADC Design Overall Performance Conclusions

7 Contents vii 7 Design Example Overview A 14-bit 650 MS/s Intrinsic DAC Core Circuit Design Experimental Results Comparison to Other Works A 14-bit 200 MS/s Smart DAC with DMM Circuit Design Experimental Results Benchmark Conclusions Conclusions References Index

8

9 Symbols and Abbreviations Symbol Description Unit ADC Analog-to-digital converter CML Current-mode logic D com Common duty-cycle error seconds DAC Digital-to-analog converter DEM Dynamic element matching DMM Dynamic-mismatch mapping DNL Differential non-linearity LSB Dynamic-DNL Dynamic differential non-linearity LSB Dynamic-INL Dynamic integral non-linearity LSB DSP Digital signal processor ENOB Effective number of bits bit f i Input signal frequency Hz f m Modulation or measurement frequency Hz f s Sampling frequency Hz IM3 Third-order intermodulation dbc IMD Intermodulation distortion dbc INL Integral non-linearity LSB LO Local oscillator LVDS Low-voltage differential signaling NRZ Non-return-to-zero NSD Noise power spectral density dbm/hz OTA Operational transconductance amplifier RZ Return-to-zero SFDR Spurious-free dynamic range db SMM Static-mismatch mapping SNR Signal-to-noise ratio db SNDR Signal-to-(noise+distorion) ratio db TIA Trans-impedance amplifier THD Total harmonic distortion dbc ix

10 x Symbols and Abbreviations Symbol Description Unit T s Sampling period seconds ZOH Zero-order-hold Z out Output impedance amp Deviation of Gaussian distributed amplitude errors % timing Deviation of Gaussian distributed timing errors seconds jitter Deviation of Gaussian distributed jitter seconds