Analog and Telecommunication Electronics
|
|
- Melvin Emil Greer
- 5 years ago
- Views:
Transcription
1 Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics D6 - High speed A/D converters» Spectral performance analysis» Undersampling techniques» Sampling jitter» Interleaving ADC» Dithering AY /05/ ATLCE - D DDC 2012 DDC 1
2 Lesson D6: high speed ADC Spectral performance analysis Undersampling techniques Sampling jitter Interleaving ADC Dithering References: Application Report SLAA510 January 2011 ADC Input Noise: Is No Noise Good Noise? Analog Dialogue, - Febr /05/ ATLCE - D DDC 2012 DDC 2
3 SNR t and ENOB Each unit in the ADC chain introduces errors and noise Aliasing, quantization, sampling jitter Other errors (amplifier, mux, ) Actual accuracy depends from all these elements Key parameter: total Signal/Noise ratio: SNR t Not just the bit number N of the A/D ENOB = (SNR t - 1,76)/6 = SNR/6-0,3 Represents the number of actually useful bits of the ADC (sys) ENOB is always less then N ENOB = N-1, N-2.. good system design ENOB < N-3.. bad system design 04/05/ ATLCE - D DDC 2012 DDC 3
4 AD systems glossary (similar to ampl.) SNR: Signal-to-Noise Ratio. Ps/Pn, excluding DC and first five harmonics (sometime first 9). SFDR: Spurious Free Dynamic Range. Ps/Ph (Ph is the highest spur). THD: Total Harmonic Distortion. Ps/Pd (Pd is the power of the first five (or 9) harmonics) SINAD: SIgnal to Noise And Distortion (SNR T for ADC). Ps/(Pn+Pd) (no DC) Can be specified in dbc(db to carrier, reference is the fundamental), or dbfs(db to full scale, fundamental extrapolated to full-scale). 04/05/ ATLCE - D DDC 2012 DDC 4
5 Aliasing: Spectrum folding 04/05/ ATLCE - D DDC 2012 DDC 5
6 Folding of harmonics SFDR Fundamental Largest spurious (Ph) Folded harmonics spurious Harm 2 Harm 3 Harm 6 04/05/ ATLCE - D DDC 2012 DDC 6
7 Spectral view of ADC parameters 04/05/ ATLCE - D DDC 2012 DDC 7
8 Spectral view of SFDR Fundamental 3 H Fs/2 Fs SFDR Fundamental Largest spurious Folded harmonics Spurious Harm 2 Harm 3 Harm 6 04/05/ ATLCE - D DDC 2012 DDC 8
9 Oversampling Sampling at a rate far higher than the Nyquist limit Example: 3 khz audio signal (Nyquist = 6 ks/s) 8 ks/s Nyquist sampling; 1 MS/s Oversampling Oversampling sends aliased spectra far from baseband Reduced aliasing noise, folded from first alias Relaxed specifications on the anti-alias input filter Quantization noise is spread over a wider band (0 - Fs) Reduced spectral density of quantization noise Higher bit rate (more samples/s) Can be reduced with digital filtering Move complexity from analog digital domain 04/05/ ATLCE - D DDC 2012 DDC 9
10 Oversampling vs. Nyquist Nyquist Main spectrum (baseband) First alias Second alias X(ω) f 0 F S1 2F S1 Quantization noise (0-Fs1 band) Oversampling X(ω) First alias f 0 Quantization noise (0-Fs2 band) F S2 04/05/ ATLCE - D DDC 2012 DDC 10
11 Oversampling vs. Nyquist filtering Nyquist X(ω) Steep filter f Oversampling F S1 0 2F S1 Different filters: same quantization noise power (after reconstruction filter) X(ω) Smooth filter 0 F S2 f 04/05/ ATLCE - D DDC 2012 DDC 11
12 Oversampling vs. Nyquist noise Nyquist X(ω) Steep filter f F S1 0 2F S1 Oversampling X(ω) Steep filter Same filter: reduced quantization noise power (after reconstruction filter) Removed quantization noise 0 F S2 f 04/05/ ATLCE - D DDC 2012 DDC 12
13 Which is the actual limit? Actual Nyquist rule: A signal must be sampled at least twice the signal BANDWIDTH Example: a 1 GHz carrier, 100 khz BW signal can be safely sampled at Fs > 200 ks/s Spectrum is folded around K Fs/2 Less stringent specs for RF A/D converters Sampling rate related with bandwidth, not carrier Tight specs for the S/H sampling jitter related with carrier, not bandwidth 04/05/ ATLCE - D DDC 2012 DDC 13
14 Filter for Nyquist sampling NYQUIST X(ω) Steep antialias filter, to limit aliasing noise Spectrum segment folded to baseband (aliasing noise) f F S 0 2F S F S /2 A/D Complex analog LP filter 04/05/ ATLCE - D DDC 2012 DDC 14
15 Oversampling: more simple filter Complex, steep digital filter: - reduce noise - reduce bit rate (decimation) Alias is far away; antialias analog filter can be simple X( ) f 0 F S2 04/05/ ATLCE - D DDC 2012 DDC 15
16 Filters with oversampling NYQUIST Complex analog LP filter A/D OVERSAMPLING Simple analog filter A/D Move complexity from the analog to the digital domain Complex digital filter Can reduce the bit rate (decimation) 04/05/ ATLCE - D DDC 2012 DDC 16
17 Oversampling: noise shaping Oversampling X(ω) Reconstruction filter Flat quantization noise 0 F S2 f Noise shaping X(ω) Shaped quantization noise 0 In ΣΔ ADC noise power is moved to HF, with lower power density in baseband F S2 f 04/05/ ATLCE - D DDC 2012 DDC 17
18 Standard sampling Sample at (at least) 2 x signal frequency Keeps aliases out of useful band Standard technique: signal rebuilt with low-pass filter 04/05/ ATLCE - D DDC 2012 DDC 18
19 Undersampling Sample at 2 x signal bandwidth (can be far less than signal frequency) Aliases arise, but out of useful band Signal can be rebuilt with bandpass filter; no informatin loss 04/05/ ATLCE - D DDC 2012 DDC 19
20 Undersampling - correct 04/05/ ATLCE - D DDC 2012 DDC 20
21 Undersampling not correct 04/05/ ATLCE - D DDC 2012 DDC 21
22 ADC example 04/05/ ATLCE - D DDC 2012 DDC 22
23 Block diagram 04/05/ ATLCE - D DDC 2012 DDC 23
24 Electrical characteristic 04/05/ ATLCE - D DDC 2012 DDC 24
25 Output signal spectrum Sampling rate 500 Ms/s (MSPS) SFDR 04/05/ ATLCE - D DDC 2012 DDC 25
26 Undersampling Sampling: 500 Ms/s < Nyquist In-band Alias ( ) 04/05/ ATLCE - D DDC 2012 DDC 26
27 Intermodulation Input signal: Fin1: 65,1 MHz Fin2: 70,1 MHz Sideband at 65,1 5 70,1 + 5 Higher sideband at 65, , /05/ ATLCE - D DDC 2012 DDC 27
28 Differential and integral nonlinearity 04/05/ ATLCE - D DDC 2012 DDC 28
29 Spurious Free Dynamic Range dbfullscale: error referred to full scale (SNR independent from signal level) dbcarrier: error referred to carrier (SNR depends on signal level) 04/05/ ATLCE - D DDC 2012 DDC 29
30 Clock jitter High speed ADC need precise sampling low clock jitter differential clock Effect of clock jitter: SNRj = -20 log 10 2π Fin Tj 04/05/ ATLCE - D DDC 2012 DDC 30
31 Aperture jitter specification 04/05/ ATLCE - D DDC 2012 DDC 31
32 Interleaving ADCs 04/05/ ATLCE - D DDC 2012 DDC 32
33 Spectrum folding with interleaved ADC 04/05/ ATLCE - D DDC 2012 DDC 33
34 Averaging ADCs 04/05/ ATLCE - D DDC 2012 DDC 34
35 Averaging ADC benefits 04/05/ ATLCE - D DDC 2012 DDC 35
36 Dithering 04/05/ ATLCE - D DDC 2012 DDC 36
37 Adding sampling jitter (dither) 04/05/ ATLCE - D DDC 2012 DDC 37
38 Dither effect 04/05/ ATLCE - D DDC 2012 DDC 38
39 Lesson D6 final test Describe the limits of undersampling techniques. Plot spectrum of undersampled sinewave, with no distortion and with some distortion. Which parameters contribute to total sampling jitter? Describe the interleaving ADC technique and related benefits. Describe the averaging ADC technique and related benefits. Why dithering can improve ADC performance? 04/05/ ATLCE - D DDC 2012 DDC 39
Analog and Telecommunication Electronics
Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics D1 - A/D/A conversion systems» Sampling, spectrum aliasing» Quantization error» SNRq vs signal type and level»
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics D5 - Special A/D converters» Differential converters» Oversampling, noise shaping» Logarithmic conversion» Approximation, A and
More informationTelecommunication Electronics
Politecnico di Torino ICT School Telecommunication Electronics C5 - Special A/D converters» Logarithmic conversion» Approximation, A and µ laws» Differential converters» Oversampling, noise shaping Logarithmic
More informationAnalog and Telecommunication Electronics
Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics D4 - Signal conditioning» Protection circuits» Amplifiers» Anti-aliasing filter» Multiplexer» Sample/Hold AY
More informationTelecommunication Electronics
Politecnico di Torino ICT School Telecommunication Electronics C4 Signal conditioning» Protection circuits» Amplifiers» Anti-aliasing filter» Multiplexer» Sample/Hold Lesson C4: signal conditioning Protection
More informationFundamentals of Data Converters. DAVID KRESS Director of Technical Marketing
Fundamentals of Data Converters DAVID KRESS Director of Technical Marketing 9/14/2016 Analog to Electronic Signal Processing Sensor (INPUT) Amp Converter Digital Processor Actuator (OUTPUT) Amp Converter
More informationPage 1. Telecommunication Electronics TLCE - C4 27/10/ DDC 1. Politecnico di Torino ICT School. Lesson C4: signal conditioning
Politecnico di Torino ICT School Telecommunication Electronics C4 Signal conditioning» Protection circuits» Amplifiers» Antialiasing filter» Multiplexer» Sample/Hold Lesson C4: signal conditioning Protection
More informationLecture #6: Analog-to-Digital Converter
Lecture #6: Analog-to-Digital Converter All electrical signals in the real world are analog, and their waveforms are continuous in time. Since most signal processing is done digitally in discrete time,
More informationAPPLICATION NOTE 3942 Optimize the Buffer Amplifier/ADC Connection
Maxim > Design Support > Technical Documents > Application Notes > Communications Circuits > APP 3942 Maxim > Design Support > Technical Documents > Application Notes > High-Speed Interconnect > APP 3942
More informationSECTION 4 HIGH SPEED SAMPLING AND HIGH SPEED ADCs, Walt Kester
SECTION 4 HIGH SPEED SAMPLING AND HIGH SPEED ADCs, Walt Kester INTRODUCTION High speed ADCs are used in a wide variety of real-time DSP signal-processing applications, replacing systems that used analog
More informationADC and DAC Standards Update
ADC and DAC Standards Update Revised ADC Standard 2010 New terminology to conform to Std-1057 SNHR became SNR SNR became SINAD Added more detailed test-setup descriptions Added more appendices Reorganized
More informationAnalog-to-Digital Converter Survey & Analysis. Bob Walden. (310) Update: July 16,1999
Analog-to-Digital Converter Survey & Analysis Update: July 16,1999 References: 1. R.H. Walden, Analog-to-digital converter survey and analysis, IEEE Journal on Selected Areas in Communications, vol. 17,
More informationEnhancing Analog Signal Generation by Digital Channel Using Pulse-Width Modulation
Enhancing Analog Signal Generation by Digital Channel Using Pulse-Width Modulation Angelo Zucchetti Advantest angelo.zucchetti@advantest.com Introduction Presented in this article is a technique for generating
More informationPipeline vs. Sigma Delta ADC for Communications Applications
Pipeline vs. Sigma Delta ADC for Communications Applications Noel O Riordan, Mixed-Signal IP Group, S3 Semiconductors noel.oriordan@s3group.com Introduction The Analog-to-Digital Converter (ADC) is a key
More informationHigh Speed ADC Analog Input Interface Considerations by the Applications Engineering Group Analog Devices, Inc.
High Speed ADC Analog Input Interface Considerations by the Applications Engineering Group Analog Devices, Inc. IN THIS NOTEBOOK Since designing a system that uses a high speed analog-todigital converter
More informationReference Clock Distribution for a 325MHz IF Sampling System with over 30MHz Bandwidth, 64dB SNR and 80dB SFDR
Reference Clock Distribution for a 325MHz IF Sampling System with over 30MHz Bandwidth, 64dB SNR and 80dB SFDR Michel Azarian Clock jitter introduced in an RF receiver through reference clock buffering
More informationMSP430 Teaching Materials
MSP430 Teaching Materials Chapter 9 Data Acquisition A/D Conversion Introduction Texas Instruments t Incorporated University of Beira Interior (PT) Pedro Dinis Gaspar, António Espírito Santo, Bruno Ribeiro,
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics B1 - Radio systems architecture» Basic radio systems» Image rejection» Digital and SW radio» Functional units 19/03/2012-1 ATLCE
More informationUnderstanding AWG70000A Series Frequency Response and DAC Performance
Understanding AWG70000A Series Frequency Response and DAC Performance Application Note What you will learn: You will gain an understanding of the AWG frequency response characteristics and time domain
More informationNew Features of IEEE Std Digitizing Waveform Recorders
New Features of IEEE Std 1057-2007 Digitizing Waveform Recorders William B. Boyer 1, Thomas E. Linnenbrink 2, Jerome Blair 3, 1 Chair, Subcommittee on Digital Waveform Recorders Sandia National Laboratories
More informationTelecommunication Electronics
Test 1 In the circuit shown in the diagram C1, C2 and C3 have negligible impedance at the operating frequency R1 = 120kΩ R2 = 220kΩ Rc = 6,8kΩ Val = 15 V hfe > 500 Vi C1 R1 R2 I1 Rc Ve Re1 Re2 C3 C2 V
More informationThe Case for Oversampling
EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationIn The Name of Almighty. Lec. 2: Sampling
In The Name of Almighty Lec. 2: Sampling Lecturer: Hooman Farkhani Department of Electrical Engineering Islamic Azad University of Najafabad Feb. 2016. Email: H_farkhani@yahoo.com A/D and D/A Conversion
More informationNational Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer
National Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer Kaustubh Wagle and Niels Knudsen National Instruments, Austin, TX Abstract Single-bit delta-sigma
More informationModern communication and measurement system designs are
Tips, tricks, and techniques from the analog signal-path experts No. 111 Feature Article... 1-9 GHz Amplifiers...10 GSPS A/D Converters...11 Selecting Amplifiers, ADCs, and Clocks for High-Performance
More informationAnalog and Telecommunication Electronics
Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics C5 - Synchronous demodulation» AM and FM demodulation» Coherent demodulation» Tone decoders AY 2015-16 19/03/2016-1
More informationAppendix A Comparison of ADC Architectures
Appendix A Comparison of ADC Architectures A comparison of continuous-time delta-sigma (CT ), pipeline, and timeinterleaved (TI) SAR ADCs which target wide signal bandwidths (greater than 100 MHz) and
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics E1 - Filters type and design» Filter taxonomy and parameters» Design flow and tools» FilterCAD example» Basic II order cells
More informationDC-Coupled, Fully-Differential Amplifier Reference Design
Test Report TIDUAZ9A November 2015 Revised January 2017 TIDA-00431 RF Sampling 4-GSPS ADC With 8-GHz DC-Coupled, Fully- Wideband radio frequency (RF) receivers allow greatly increased flexibility in radio
More informationSummary Last Lecture
Interleaved ADCs EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics E1 - Filters type and design» Filter taxonomy and parameters» Design flow and tools» FilterCAD example» Basic II order cells
More informationELT Receiver Architectures and Signal Processing Exam Requirements and Model Questions 2018
TUT/ICE 1 ELT-44006 Receiver Architectures and Signal Processing Exam Requirements and Model Questions 2018 General idea of these Model Questions is to highlight the central knowledge expected to be known
More informationThe need for Data Converters
The need for Data Converters ANALOG SIGNAL (Speech, Images, Sensors, Radar, etc.) PRE-PROCESSING (Filtering and analog to digital conversion) DIGITAL PROCESSOR (Microprocessor) POST-PROCESSING (Digital
More informationA 12 bit 125 MHz ADC USING DIRECT INTERPOLATION
A 12 bit 125 MHz ADC USING DIRECT INTERPOLATION Dr R Allan Belcher University of Wales Swansea and Signal Conversion Ltd, 8 Bishops Grove, Swansea SA2 8BE Phone +44 973 553435 Fax +44 870 164 0107 E-Mail:
More informationChoosing the Best ADC Architecture for Your Application Part 3:
Choosing the Best ADC Architecture for Your Application Part 3: Hello, my name is Luis Chioye, I am an Applications Engineer with the Texas Instruments Precision Data Converters team. And I am Ryan Callaway,
More informationHideo Okawara s Mixed Signal Lecture Series. DSP-Based Testing Fundamentals 6 Spectrum Analysis -- FFT
Hideo Okawara s Mixed Signal Lecture Series DSP-Based Testing Fundamentals 6 Spectrum Analysis -- FFT Verigy Japan October 008 Preface to the Series ADC and DAC are the most typical mixed signal devices.
More informationData Converters. Specifications for Data Converters. Overview. Testing and characterization. Conditions of operation
Data Converters Overview Specifications for Data Converters Pietro Andreani Dept. of Electrical and Information Technology Lund University, Sweden Conditions of operation Type of converter Converter specifications
More informationTelecommunication Electronics
Test 1 In this amplifier C1, C2 and C3 have negligible impedance at the operating frequency. R1 = 82k R2 = 27k RL = 22 k Re =?? Rc =?? Val = 15 V hfe > 500 Vi C1 R1 R2 I1 Rc Re Ve C3 C2 RL V AL Vu a) Find
More informationLecture 10, ANIK. Data converters 2
Lecture, ANIK Data converters 2 What did we do last time? Data converter fundamentals Quantization noise Signal-to-noise ratio ADC and DAC architectures Overview, since literature is more useful explaining
More informationDigital Waveform Recorders
Digital Waveform Recorders Error Models & Performance Measures Dan Knierim, Tektronix Fellow Experimental Set-up for high-speed phenomena Transducer(s) high-speed physical phenomenon under study physical
More information2.4 A/D Converter Survey Linearity
2.4 A/D Converter Survey 21 mum and minimum power spectral density (PSD) levels. In the case of a single-channel receiver, this implies the gain control range of the VGA, while in a multi-channel receiver
More informationTesting A/D Converters A Practical Approach
Testing A/D Converters A Practical Approach Mixed Signal The seminar entitled Testing Analog-to-Digital Converters A Practical Approach is a one-day information intensive course, designed to address the
More informationDynamic Specifications for Sampling A D Converters
Dynamic Specifications for Sampling A D Converters 1 0 INTRODUCTION Traditionally analog-to-digital converters (ADCs) have been specified by their static characteristics such as integral and differential
More informationLecture 9, ANIK. Data converters 1
Lecture 9, ANIK Data converters 1 What did we do last time? Noise and distortion Understanding the simplest circuit noise Understanding some of the sources of distortion 502 of 530 What will we do today?
More informationLaboratory Manual 2, MSPS. High-Level System Design
No Rev Date Repo Page 0002 A 2011-09-07 MSPS 1 of 16 Title High-Level System Design File MSPS_0002_LM_matlabSystem_A.odt Type EX -- Laboratory Manual 2, Area MSPS ES : docs : courses : msps Created Per
More informationRohde & Schwarz EMI/EMC debugging with modern oscilloscope. Ing. Leonardo Nanetti Rohde&Schwarz
Rohde & Schwarz EMI/EMC debugging with modern oscilloscope Ing. Leonardo Nanetti Rohde&Schwarz EMI debugging Agenda l The basics l l l l The idea of EMI debugging How is it done? Application example What
More informationMaximizing GSPS ADC SFDR Performance: Sources of Spurs and Methods of Mitigation
Maximizing GSPS ADC SFDR Performance: Sources of Spurs and Methods of Mitigation Marjorie Plisch Applications Engineer, Signal Path Solutions November 2012 1 Outline Overview of the issue Sources of spurs
More informationFYS3240 PC-based instrumentation and microcontrollers. Signal sampling. Spring 2015 Lecture #5
FYS3240 PC-based instrumentation and microcontrollers Signal sampling Spring 2015 Lecture #5 Bekkeng, 29.1.2015 Content Aliasing Nyquist (Sampling) ADC Filtering Oversampling Triggering Analog Signal Information
More informationConsiderations for digital readouts for a submillimeter MKID array camera
Considerations for digital readouts for a submillimeter MKID array camera Jonas Zmuidzinas Division of Physics, Mathematics, and Astronomy Caltech MKID readout considerations 1 MKID readout considerations
More informationRelationship Between ADC Performance and Requirements of Digital-IF Receiver for WCDMA Base-Station
1398 IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY, VOL. 52, NO. 5, SEPTEMBER 2003 Relationship Between ADC Performance and Requirements of Digital-IF Receiver for WCDMA Base-Station Hae-Moon Seo, Chang-Gene
More informationClock signal requirement for high-frequency, high dynamic range acquisition systems
REVIEW OF SCIENTIFIC INSTRUMENTS 76, 115103 2005 Clock signal requirement for high-frequency, high dynamic range acquisition systems Ivo Viščor and Josef Halámek Institute of Scientific Instruments, Academy
More informationDATASHEET HI5805. Features. Applications. Ordering Information. Pinout. 12-Bit, 5MSPS A/D Converter. FN3984 Rev 7.00 Page 1 of 12.
12-Bit, 5MSPS A/D Converter NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc DATASHEET FN3984 Rev 7.00 The HI5805
More informationSummary Last Lecture
EE47 Lecture 5 Pipelined ADCs (continued) How many bits per stage? Algorithmic ADCs utilizing pipeline structure Advanced background calibration techniques Oversampled ADCs Why oversampling? Pulse-count
More informationData Converters. Springer FRANCO MALOBERTI. Pavia University, Italy
Data Converters by FRANCO MALOBERTI Pavia University, Italy Springer Contents Dedicat ion Preface 1. BACKGROUND ELEMENTS 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 The Ideal Data Converter Sampling 1.2.1 Undersampling
More informationOversampling Data Converters Tuesday, March 15th, 9:15 11:40
Oversampling Data Converters Tuesday, March 15th, 9:15 11:40 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 15th of March:
More informationAnalog & Telecommunication Electronics
Test 1 In this amplifier C1, C2 and C3 have negligible impedance at the operating frequency. R1 = 18k R2 =??? Re = 10 k Rc = 8,2 k RL = 22 k Val = 15 V hfe > 400 Vbe = 0,6 V; Vcesat = 0,2 V Vi C1 R1 C2
More informationLab.3. Tutorial : (draft) Introduction to CODECs
Lab.3. Tutorial : (draft) Introduction to CODECs Fig. Basic digital signal processing system Definition A codec is a device or computer program capable of encoding or decoding a digital data stream or
More informationWhy/When I need a Spectrum Analyzer. Jan 12, 2017
Why/When I need a Jan 12, 2017 Common Questions What s the difference of Oscilloscope and Spectrum Analysis Almost all Oscilloscope has FFT for a spectrum view, why I need a spectrum analyzer? When shall
More informationSection 4. Applying Undersampling Converters High-Speed ADC Systems
Section 4 Applying Undersampling Converters High-Speed ADC Systems 4-1 ADCs for Undersampling Applications Undersampling Undersampling vs. Oversampling Sampling Theory (short version!) Undersampling Application
More informationReceiver Architecture
Receiver Architecture Receiver basics Channel selection why not at RF? BPF first or LNA first? Direct digitization of RF signal Receiver architectures Sub-sampling receiver noise problem Heterodyne receiver
More informationElectronics A/D and D/A converters
Electronics A/D and D/A converters Prof. Márta Rencz, Gábor Takács, Dr. György Bognár, Dr. Péter G. Szabó BME DED December 1, 2014 1 / 26 Introduction The world is analog, signal processing nowadays is
More informationDirect Digital Down/Up Conversion for RF Control of Accelerating Cavities
Direct Digital Down/Up Conversion for RF Control of Accelerating Cavities C. Hovater, T. Allison, R. Bachimanchi, J. Musson and T. Plawski Introduction As digital receiver technology has matured, direct
More informationFMC ADC 125M 14b 1ch DAC 600M 14b 1ch Technical Specification
FMC ADC 125M 14b 1ch DAC 600M 14b 1ch Technical Specification Tony Rohlev October 5, 2011 Abstract The FMC ADC 125M 14b 1ch DAC 600M 14b 1ch is a FMC form factor card with a single ADC input and a single
More informationDigital Time-Interleaved ADC Mismatch Error Correction Embedded into High-Performance Digitizers
Digital Time-Interleaved ADC Mismatch Error Correction Embedded into High-Performance Digitizers BY PER LÖWENBORG, PH.D., DOCENT 1 TIME-INTERLEAVED ANALOG-TO-DIGITAL CONVERTERS AND MISMATCH ERRORS Achievable
More informationEE 230 Lecture 39. Data Converters. Time and Amplitude Quantization
EE 230 Lecture 39 Data Converters Time and Amplitude Quantization Review from Last Time: Time Quantization How often must a signal be sampled so that enough information about the original signal is available
More informationMultirate DSP, part 3: ADC oversampling
Multirate DSP, part 3: ADC oversampling Li Tan - May 04, 2008 Order this book today at www.elsevierdirect.com or by calling 1-800-545-2522 and receive an additional 20% discount. Use promotion code 92562
More informationWorkshop ESSCIRC. Low-Power Data Acquisition System For Very Small Signals At Low Frequencies With12-Bit- SAR-ADC. 17. September 2010.
Workshop ESSCIRC Low-Power Data Acquisition System For Very Small Signals At Low Frequencies With12-Bit- SAR-ADC 17. September 2010 Christof Dohmen Outline System Overview Analog-Front-End Chopper-Amplifier
More informationERROR CORRECTION TECHNIQUES IN HIGH-SPEED A/D AND D/A CONVERTERS
ERROR CORRECTION TECHNIQUES IN HIGH-SPEED A/D AND D/A CONVERTERS BY: TIMO RAHKONEN ELECTRONICS LABORATORY DEPARTMENT OF ELECTRCAL ENGINEERING AND INFOTECH OULU UNIVERSITY OF OULU PO BOX 45 94 OULU FINLAND
More informationFundamentals of Arbitrary. Waveform Generation
Fundamentals of Arbitrary Waveform Generation History Applications Key Specifications Optimization Signal fidelity and dynamic range Embedding and de-embedding Waveform generation and automation software
More informationThe Fundamentals of Mixed Signal Testing
The Fundamentals of Mixed Signal Testing Course Information The Fundamentals of Mixed Signal Testing course is designed to provide the foundation of knowledge that is required for testing modern mixed
More informationPXIe Contents SPECIFICATIONS. 14 GHz and 26.5 GHz Vector Signal Analyzer
SPECIFICATIONS PXIe-5668 14 GHz and 26.5 GHz Vector Signal Analyzer These specifications apply to the PXIe-5668 (14 GHz) Vector Signal Analyzer and the PXIe-5668 (26.5 GHz) Vector Signal Analyzer with
More informationData Conversion Techniques (DAT115)
Data Conversion Techniques (DAT115) Hand in Report Second Order Sigma Delta Modulator with Interleaving Scheme Group 14N Remzi Yagiz Mungan, Christoffer Holmström [ 1 20 ] Contents 1. Task Description...
More informationENGINEERING FOR RURAL DEVELOPMENT Jelgava, EDUCATION METHODS OF ANALOGUE TO DIGITAL CONVERTERS TESTING AT FE CULS
EDUCATION METHODS OF ANALOGUE TO DIGITAL CONVERTERS TESTING AT FE CULS Jakub Svatos, Milan Kriz Czech University of Life Sciences Prague jsvatos@tf.czu.cz, krizm@tf.czu.cz Abstract. Education methods for
More informationCLC Bit, 52 MSPS A/D Converter
14-Bit, 52 MSPS A/D Converter General Description The is a monolithic 14-bit, 52 MSPS analog-to-digital converter. The ultra-wide dynamic range and high sample rate of the device make it an excellent choice
More informationDiscrete Fourier Transform
Discrete Fourier Transform The DFT of a block of N time samples {a n } = {a,a,a 2,,a N- } is a set of N frequency bins {A m } = {A,A,A 2,,A N- } where: N- mn A m = S a n W N n= W N e j2p/n m =,,2,,N- EECS
More informationCHAPTER. delta-sigma modulators 1.0
CHAPTER 1 CHAPTER Conventional delta-sigma modulators 1.0 This Chapter presents the traditional first- and second-order DSM. The main sources for non-ideal operation are described together with some commonly
More information670 IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, VOL. 19, NO. 3, JUNE /$ IEEE
670 IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, VOL. 19, NO. 3, JUNE 2009 Progress in Design of Improved High Dynamic Range Analog-to-Digital Converters Amol Inamdar, Sergey Rylov, Andrei Talalaevskii,
More informationThe Battle for Data Fidelity:Understanding the SFDR Spec
The Battle for Data Fidelity:Understanding the SFDR Spec As A/D converters (ADC) and data acquisition boards increase their bandwidth, more and more are including the spurious free dynamic range (SFDR)
More informationHow to turn an ADC into a DAC: A 110dB THD, 18mW DAC using sampling of the output and feedback to reduce distortion
How to turn an ADC into a DAC: A 110dB THD, 18mW DAC using sampling of the output and feedback to reduce distortion Axel Thomsen, Design Manager Silicon Laboratories Inc. Austin, TX 1 Why this talk? A
More informationUsing High Speed Differential Amplifiers to Drive Analog to Digital Converters
Using High Speed Differential Amplifiers to Drive Analog to Digital Converters Selecting The Best Differential Amplifier To Drive An Analog To Digital Converter The right high speed differential amplifier
More informationFYS3240 PC-based instrumentation and microcontrollers. Signal sampling. Spring 2017 Lecture #5
FYS3240 PC-based instrumentation and microcontrollers Signal sampling Spring 2017 Lecture #5 Bekkeng, 30.01.2017 Content Aliasing Sampling Analog to Digital Conversion (ADC) Filtering Oversampling Triggering
More informationAnalog and Digital Signals
E.M. Bakker LML Audio Processing and Indexing 1 Analog and Digital Signals 1. From Analog to Digital Signal 2. Sampling & Aliasing LML Audio Processing and Indexing 2 1 Analog and Digital Signals Analog
More informationRF Receiver Hardware Design
RF Receiver Hardware Design Bill Sward bsward@rtlogic.com February 18, 2011 Topics Customer Requirements Communication link environment Performance Parameters/Metrics Frequency Conversion Architectures
More informationAnalog & Telecommunication Electronics
Problem 1 A [data and solution case B] In this amplifier C2 can be considered an open circuit, while C1, C4 and C3 have negligible impedance at the operating frequency. R1 =?? R2 = 68 k [82k] Re1 + Re2
More informationSatellite Communications: Part 4 Signal Distortions & Errors and their Relation to Communication Channel Specifications. Howard Hausman April 1, 2010
Satellite Communications: Part 4 Signal Distortions & Errors and their Relation to Communication Channel Specifications Howard Hausman April 1, 2010 Satellite Communications: Part 4 Signal Distortions
More information24-Bit, 312 ksps, 109 db Sigma-Delta ADC with On-Chip Buffers and Serial Interface AD7764
24-Bit, 312 ksps, 19 db Sigma-Delta ADC with On-Chip Buffers and Serial Interface AD7764 FEATURES High performance 24-bit - ADC 115 db dynamic range at 78 khz output data rate 19 db dynamic range at 312
More informationSBAS303C DECEMBER 2003 REVISED MARCH 2004 SPECIFIED TEMPERATURE RANGE
PACKAGE/ORDERING INFORMATION (1) PRODUCT ADS5500 PACKAGE LEAD HTQFP-64(2) PowerPAD PACKAGE DESIGNATOR SPECIFIED TEMPERATURE RANGE PACKAGE MARKING PAP 40 C to +85 C ADS5500I ORDERING NUMBER TRANSPORT MEDIA,
More informationCMOS Analog to Digital Converters : State-of-the-Art and Perspectives in Digital Communications ADC
CMOS Analog to Digital Converters : State-of-the-Art and Perspectives in Digital Communications ADC Hussein Fakhoury and Hervé Petit C²S Research Group Presentation Outline Introduction Basic concepts
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 5: Data Conversion ADC Background/Theory Examples Background Physical systems are typically analogue To apply digital signal processing, the analogue signal
More informationAN-502 APPLICATION NOTE Designing a Superheterodyne Receiver Using an IF Sampling Diversity Chipset by Brad Brannon
a AN-52 APPLICATION NOTE One Technology Way P.O. Box 916 Norwood, MA 262-916 781/329-47 World Wide Web Site: http://www.analog.com Designing a Superheterodyne Receiver Using an IF Sampling Diversity Chipset
More informationFor the system to have the high accuracy needed for many measurements,
Sampling and Digitizing Most real life signals are continuous analog voltages. These voltages might be from an electronic circuit or could be the output of a transducer and be proportional to current,
More informationTLCE - A3 08/09/ /09/ TLCE - A DDC. IF channel Zc. - Low noise, wide dynamic Ie Vo 08/09/ TLCE - A DDC
Politecnico di Torino ICT School Telecommunication Electronics A3 Amplifiers nonlinearity» Reference circuit» Nonlinear models» Effects of nonlinearity» Applications of nonlinearity Large signal amplifiers
More information781/ /
781/329-47 781/461-3113 SPECIFICATIONS DC SPECIFICATIONS J Parameter Min Typ Max Units SAMPLING CHARACTERISTICS Acquisition Time 5 V Step to.1% 25 375 ns 5 V Step to.1% 2 35 ns Small Signal Bandwidth 15
More informationTESTING DIGITAL RECEIVER PERFORMANCE THROUGH AN HF ENVIRONMENT SIMULATOR. Wayne Phillip Pennington
TESTING DIGITAL RECEIVER PERFORMANCE THROUGH AN HF ENVIRONMENT SIMULATOR Wayne Phillip Pennington Department of Electronic and Electrical Engineering The University of Adelaide South Australia 5005 Thesis
More information01/26/2015 DIGITAL INTERLEAVED PWM FOR ENVELOPE TRACKING CONVERTERS. Pallab Midya, Ph.D.
1 DIGITAL INTERLEAVED PWM FOR ENVELOPE TRACKING CONVERTERS Pallab Midya, Ph.D. pallab.midya@adxesearch.com ABSTRACT The bandwidth of a switched power converter is limited by Nyquist sampling theory. Further,
More informationADC07D1520. Low Power, 7-Bit, Dual 1.5 GSPS or Single 3.0 GSPS A/D Converter. General Description. Features. Key Specifications.
Low Power, 7-Bit, Dual 1.5 GSPS or Single 3.0 GSPS A/D Converter General Description The ADC07D1520 is a dual, low power, high performance CMOS analog-to-digital converter. The ADC07D1520 digitizes signals
More informationEE 421L Digital Electronics Laboratory. Laboratory Exercise #9 ADC and DAC
EE 421L Digital Electronics Laboratory Laboratory Exercise #9 ADC and DAC Department of Electrical and Computer Engineering University of Nevada, at Las Vegas Objective: The purpose of this laboratory
More informationThe best radio for worst events. Over HF links. Hana Rafi - CEO Eder Yehuda - VP R&D
MOBAT MICOM The best radio for worst events Increasing Data Throughput Over HF links Hana Rafi - CEO Eder Yehuda - VP R&D 1 Traditional HF Radio -Analog voice & 50,75 bps New Trends on HF - Digital voice,
More informationEE247 Lecture 22. Figures of merit (FOM) and trends for ADCs How to use/not use FOM. EECS 247 Lecture 22: Data Converters 2004 H. K.
EE247 Lecture 22 Pipelined ADCs Combining the bits Stage implementation Circuits Noise budgeting Figures of merit (FOM) and trends for ADCs How to use/not use FOM Oversampled ADCs EECS 247 Lecture 22:
More informationImplementation And Evaluation Of An RF Receiver Architecture Using An Undersampling Track-And-Hold Circuit
Implementation And Evaluation Of An RF Receiver Architecture Using An Undersampling Track-And-Hold Circuit Magnus Dahlbäck LiTH-ISY-EX-3448-2003 Linköping 5 January 2004 Implementation And Evaluation
More information