EE247 Lecture 22. Figures of merit (FOM) and trends for ADCs How to use/not use FOM. EECS 247 Lecture 22: Data Converters 2004 H. K.
|
|
- Fay Russell
- 5 years ago
- Views:
Transcription
1 EE247 Lecture 22 Pipelined ADCs Combining the bits Stage implementation Circuits Noise budgeting Figures of merit (FOM) and trends for ADCs How to use/not use FOM Oversampled ADCs EECS 247 Lecture 22: Data Converters 2004 H. K. Page 1 Summary Pipelined A/D Converters V in B 1 bits 2 B1 B 2 B2 B 3 bits 2 B3 2 bits ADC ADC DAC - + Cascade of low resolution stages Stages operate concurrently- trades latency for conversion speed Throughput limited by speed of one stage fi Fast Errors and correction Built-in redundancy compensate for sub-adc inaccuracies Digital calibration compensates: Inter-stage gain inaccuracy Sub-DAC error Inter-stage gain nonlinearities EECS 247 Lecture 22: Data Converters 2004 H. K. Page 2
2 Combining the Bits Example: Three 2-bit stages, no redundancy B 1 B 1eff B 2 B 2eff B 3 V in Stage 1 Stage 2 Stage D 1 2 D 2 2 D 3 D out + + 1/2 2 1/2 2 1 D out = D1 + D D 3 EECS 247 Lecture 22: Data Converters 2004 H. K. Page 3 Combining the Bits D 1 XX D 2 XX D 3 XX D out DDDDDD Only bit shifts No arithmetic circuits needed B 1 B 1eff B 2 B 2eff B 3 V in Stage 1 Stage 2 Stage 3 MSB LSB D out[5:0] EECS 247 Lecture 22: Data Converters 2004 H. K. Page 4
3 Combining the Bits Example: Three 2-bit stages, one bit redundancy in stages 1 and 2 B 1 =3 B 1eff B 2 =3 B 2eff B 3 V in Stage 1 Stage 2 Stage 3 8 Wires??? 6 Wires D out[5:0] EECS 247 Lecture 22: Data Converters 2004 H. K. Page 5 Combining the Bits 1 D out = D1 + D D 3 B 1 =3 B 1eff D 1 XXX D 2 XXX D 3 XX D out DDDDDD B 2 =3 B 2eff Bits overlap Need adders B 3 V in Stage 1 Stage 2 Stage 3 HADD HADD FADD HADD HADD D out[5:0] EECS 247 Lecture 22: Data Converters 2004 H. K. Page 6
4 Stage Implementation CLK φ 1 φ 2 φ 1... φ 1 φ 2 acquire convert convert acquire V in Stage 1 Stage 2 Stage n V in T/H +- G V res ADC DAC Each stage needs T/H hold function Track phase: Acquire input/residue from previous stage Hold phase: sub-adc decision, compute residue EECS 247 Lecture 22: Data Converters 2004 H. K. Page 7 Stage Implementation V in T/H T/H +- G V res T/H ADC DAC Usually no dedicated T/H amplifier in each stage (Except first stage why?) T/H implicitely contained as passive samplers in stage building blocks EECS 247 Lecture 22: Data Converters 2004 H. K. Page 8
5 Stage Implementation V in T/H + - G V res T/H ADC DAC MDAC Multiply-DAC-subtract function can be lumped into a single switched capacitor circuit "MDAC" EECS 247 Lecture 22: Data Converters 2004 H. K. Page Bit Stage Implementation Ref: A. Abo, "Design for Reliability of Low- voltage, Switched-capacitor Circuits," UCB PhD Thesis, 1999 EECS 247 Lecture 22: Data Converters 2004 H. K. Page 10
6 1.5 Bit Stage Implementation Ref: A. Abo, "Design for Reliability of Low- voltage, Switched-capacitor Circuits," UCB PhD Thesis, 1999 EECS 247 Lecture 22: Data Converters 2004 H. K. Page 11 Stage Scaling Example: Pipeline using 1-bit eff stages V in Stage 1 Stage 2 Stage 3 C 1 /2 C 2 /2 C 3 /2 V in C 1 Gm C 2 Gm C 3 Gm Total input referred noise power: N tot kt C1 4C2 16C3 EECS 247 Lecture 22: Data Converters 2004 H. K. Page 12
7 Stage Scaling C 1 /2 C 2 /2 C 3 /2 V in C 1 Gm C 2 Gm C 3 Gm N tot kt C1 4C2 16C3 If we make all caps the same size, backend stages contribute very little noise Wasteful, because Power ~ Gm ~ C EECS 247 Lecture 22: Data Converters 2004 H. K. Page 13 Stage Scaling C 1 /2 C 2 /2 C 3 /2 V in C 1 Gm C 2 Gm C 3 Gm N tot kt C1 4C2 16C3 How about scaling caps down by 2 2 =4x per stage? Same amount of noise from every stage All stages contribute significant noise Noise from first few stages must be reduced Power ~ Gm ~ C goes up! EECS 247 Lecture 22: Data Converters 2004 H. K. Page 14
8 Stage Scaling Optimum capacitior scaling lies approximately midway between these two extremes Ref: D. W. Cline, P.R Gray "A power optimized 13-b 5 MSamples/s pipelined analog-to-digital converter in 1.2um CMOS," JSSC 3/1996 EECS 247 Lecture 22: Data Converters 2004 H. K. Page 15 Stage Scaling Power minimum is "shallow" Near optimum solution in practice: Scale capacitors by stage gain E.g. for effective stage resolution of 1bit (Gain): C/2 C/4 C/8 V in C Gm C/2 Gm C/4 Gm EECS 247 Lecture 22: Data Converters 2004 H. K. Page 16
9 Stage Scaling Ref: D. W. Cline, P.R Gray "A power optimized 13-b 5 MSamples/s pipelined analog-to-digital converter in 1.2um CMOS," JSSC 3/1996 EECS 247 Lecture 22: Data Converters 2004 H. K. Page 17 How Many Bits Per Stage? Many possible architectures E.g. B 1eff, B 2eff =1,... Vs. B 1eff =1, B 2eff =1, B 3eff =1,... Complex optimization problem, fortunately optimum tends to be shallow... Qualitative answer: Maximum speed for given technology Use small stage resolution (large feedback factor) Maximum power efficiency for fixed, "low" speed Try higher resolution stages Can help alleviate matching requirements in front-end Ref: Singer VLSI 96, Yang, JSSC 12/01 EECS 247 Lecture 22: Data Converters 2004 H. K. Page 18
10 Two State-of-the-Art Implementations Reference Bits Architecture SNR Speed Power Yang (JSSC 12/2001) ~70dB 75MS/s 340mW Loloee (ESSIRC 2002) ~66dB 80MS/s 260mW EECS 247 Lecture 22: Data Converters 2004 H. K. Page 19 ADC Figures of Merit Objective: Want to compare performance of different ADCs Can use FOM to combine several performance metrics to get one single number What are reasonable FOM for ADCs? How can we use and interpret them? Trends? EECS 247 Lecture 22: Data Converters 2004 H. K. Page 20
11 ADC Figures of Merit FOM 2 1 = f s ENOB This FOM suggests that adding a bit to an ADC is just as hard as doubling its bandwidth Is this a good assumption? Ref: R.H. Walden, "Analog-to-digital converter survey and analysis," IEEE J. Selected Areas Comm., April 1999 EECS 247 Lecture 22: Data Converters 2004 H. K. Page 21 Survey Data 1bit/Octave Ref: R.H. Walden, "Analog-to-digital converter survey and analysis," IEEE J. Selected Areas Comm., April 1999 EECS 247 Lecture 22: Data Converters 2004 H. K. Page 22
12 ADC Figures of Merit FOM 2 = fs 2 Power ENOB Sometimes inverse of this metric is used In typical circuits power ~ speed, FOM 2 captures this tradeoff correctly How about power vs. ENOB? One more bit 2x in power? Ref: R.H. Walden, "Analog-to-digital converter survey and analysis," IEEE J. Selected Areas Comm., April 1999 EECS 247 Lecture 22: Data Converters 2004 H. K. Page 23 ADC Figures of Merit One more bits means... 6dB SNR, 4x less noise power, 4x bigger C Power ~ Gm ~ C increases 4x Even worse: Flash ADC Extra bit means 2x number of comparators Each of them needs double precision Transistor area 4x, Current 4x to keep same current density Net result: Power increases 8x EECS 247 Lecture 22: Data Converters 2004 H. K. Page 24
13 ADC Figures of Merit FOM 2 seems inappropriate, but somehow still standard in literature, papers "Tends to work" because: Not all power in an ADC is "noise limited E.g. Digital power, biasing circuits, etc. Avoid comparing different resolution ADCs using FOM 2! EECS 247 Lecture 22: Data Converters 2004 H. K. Page 25 ADC Figures of Merit FOM = 3 Power Speed Compare only power of ADCs with approximately same ENOB Useful numbers: (state-of-the-art): 10b (~9 ENOB) ADCs: 1 mw/msample/sec 12b (~11 ENOB) ADCs: 4 mw/msample/sec EECS 247 Lecture 22: Data Converters 2004 H. K. Page 26
14 10-Bit ADC Power EECS 247 Lecture 22: Data Converters 2004 H. K. Page Bit ADC Power EECS 247 Lecture 22: Data Converters 2004 H. K. Page 28
15 1.0E+12 Performance Trend Bandwidth x Resolution [Hz-LSB] 1.0E E+10 2x/5 years 1.0E EECS 247 Lecture 22: Data Converters 2004 H. K. Page 29 The Dream Transceiver "Software Radio" e.g.: SNR 100dB BW 30MHz Ref: Schreier, "ADCs and DACs: Marching Towards the Antenna," GIRAFE workshop, ISSCC 2003 EECS 247 Lecture 22: Data Converters 2004 H. K. Page 30
16 ADC for Software Radio Bandwidth x Resolution [Hz-LSB] 1.0E E E E+10 Software Radio Poulton, ISSCC 2003, Power=10W! 1.0E EECS 247 Lecture 22: Data Converters 2004 H. K. Page 31 Today's Transceiver... Ref: Schreier, "ADCs and DACs: Marching Towards the Antenna," GIRAFE workshop, ISSCC 2003 EECS 247 Lecture 22: Data Converters 2004 H. K. Page 32
17 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error spectrum SQNR analysis EECS 247 Lecture 22: Data Converters 2004 H. K. Page 33 The Case for Oversampling Nyquist sampling: Signal f s B Freq narrow transition AA-Filter f s >2B +δ Sampler Nyquist ADC DSP Oversampling: Signal f s >> f N?? B Freq wide transition AA-Filter f s = Mf N Sampler Oversampled ADC DSP Nyquist rate f N = 2B Oversampling rate M = f s /f N >> 1 EECS 247 Lecture 22: Data Converters 2004 H. K. Page 34
18 Oversampled Converters Antialiasing EECS 247 Lecture 22: Data Converters 2004 H. K. Page 35 Oversampling Benefits Trades speed for resolution Relaxed transition band requirements for analog anti-aliasing filters Reduced baseband quantization noise power Utilizes low cost, low power digital filtering EECS 247 Lecture 22: Data Converters 2004 H. K. Page 36
19 Oversampled Converters Baseband Noise For a quantizer with step size and sampling rate f s : Quantization noise power distributed uniformly across Nyquist bandwidth (f s /2) Power spectral density: 2 2 e 1 N(f) e = = fs 12 fs Noise is aliased into the Nyquist band f s /2 to f s /2 EECS 247 Lecture 22: Data Converters 2004 H. K. Page 37 Oversampled Converters Baseband Noise fb fb 2 1 SB = N(f)df e = df fb f 12 f B s 2 2fB = 12 f s where for fb = f s /2 2 SB0 = 12 2fB SB0 SB = SB0 = f s M fs wherem = = oversampling ratio 2f B EECS 247 Lecture 22: Data Converters 2004 H. K. Page 38
20 Oversampled Converters Baseband Noise 2fB SB0 SB = SB0 = f s M fs wherem = = oversampling ratio 2f B 2X increase in M 3dB reduction in SB ½ bit increase in resolution/octave oversampling Greater improvement in resolution: Embed quantizer in a feedback loop Predictive (delta modulation) Noise shaping (sigma delta modulation) EECS 247 Lecture 22: Data Converters 2004 H. K. Page 39 Pulse-Count Modulation V in (kt) Nyquist ADC t/t V in (kt) Oversampled ADC, M = t/t Mean of pulse-count signal approximates analog input! EECS 247 Lecture 22: Data Converters 2004 H. K. Page 40
21 Pulse-Count Spectrum Magnitude Frequency, f / f s Signal: low frequencies, f < B << f s Quantization error: high frequency, B f s / 2 Separate with low-pass filter! EECS 247 Lecture 22: Data Converters 2004 H. K. Page 41 Oversampled ADC Predictive Coding v IN + _ ADC d OUT Predictor Quantize the difference signal rather than the signal itself Smaller input to ADC Buy dynamic range Only works if combined with oversampling 1-Bit digital output Digital filter computes average N-Bit output EECS 247 Lecture 22: Data Converters 2004 H. K. Page 42
22 Oversampled ADC Signal B Freq wide transition Analog AA-Filter f s = Mf N Sampler E.g. Pulse-Count Modulator Modulator 1-Bit Digital f s = M f N Decimator narrow transition Digital AA-Filter N-Bit Digital f s = f N+ δ DSP Decimator: Digital (low-pass) filter Removes quantization error for f > B Provides most anti-alias filtering Narrow transition band, high-order 1-Bit input, N-Bit output (essentially computes average ) EECS 247 Lecture 22: Data Converters 2004 H. K. Page 43 Modulator Objectives: Convert analog input to 1-Bit pulse density stream Move quantization error to high frequencies f >>B Operates at high frequency f s >> f N M = (typical) Better be simple Σ = Σ Modulator EECS 247 Lecture 22: Data Converters 2004 H. K. Page 44
23 Sigma- Delta Modulators Analog 1-Bit Σ modulators convert a continuous time analog input v IN into a 1-Bit sequence d OUT f s v IN + _ H(z) d OUT DAC Loop filter 1b Quantizer (a comparator) EECS 247 Lecture 22: Data Converters 2004 H. K. Page 45 Sigma-Delta Modulators The loop filter H can be either a SC or continuous time SC s are easier to implement and scale with the clock rate Continuous time filters provide anti-aliasing protection Can be realized with passive LC s at very high frequencies f s v IN + _ H(z) d OUT DAC EECS 247 Lecture 22: Data Converters 2004 H. K. Page 46
24 1 st Order Σ Modulator In a 1 st order modulator, simplest loop filter an integrator H(z) = z -1 1 z -1 v IN + _ d OUT DAC EECS 247 Lecture 22: Data Converters 2004 H. K. Page 47 1 st Order Σ Modulator Switched-capacitor implementation f 1 f 2 - f 2 d OUT 1,0 V i + V R -V R EECS 247 Lecture 22: Data Converters 2004 H. K. Page 48
25 1 st Order Σ Modulator v IN + -D/2 v IN +D/2 _ dout -D/2 or +D/2 DAC Properties of the first-order modulator: Analog input range is equal to the DAC reference The average value of d OUT must equal the average value of v IN +1 s (or 1 s) density in d OUT is an inherently monotonic function of v IN linearity is not dependent on component matching Alternative multi-bit DAC (and ADCs) solutions reduce the quantization error but loose this inherent monotonicity EECS 247 Lecture 22: Data Converters 2004 H. K. Page 49 1 st Order Σ Modulator Analog input - /2 V in + /2 Tally of quantization error 1 X 2 Q 1-Bit quantizer 3 Y z -1 Sine Wave 1-z -1 Integrator Comparator 1-Bit digital output stream, -1, +1 Instantaneous quantization error Implicit 1-Bit DAC + /2, - /2 ( = 2) EECS 247 Lecture 22: Data Converters 2004 H. K. Page 50
26 1 st Order Modulator Signals st Order Sigma-Delta X Q Y X analog input Q tally of q-error Y digital/dac output Amplitude Mean of Y approximates X -1 T = 1/f s = 1/ (M f N ) Time [ t/t ] EECS 247 Lecture 22: Data Converters 2004 H. K. Page 51 Σ Modulator Characteristics Quantization noise and thermal noise (KT/C) distributed over fs/2 to +fs/2 Total noise reduced by 1/M Very high SQNR achievable (> 20 Bits!) Inherently linear for 1-Bit DAC Quantization error independent of component matching Limited to moderate to low speed EECS 247 Lecture 22: Data Converters 2004 H. K. Page 52
EE247 Lecture 23. Advanced calibration techniques. Compensating inter-stage amplifier non-linearity Calibration via parallel & slow ADC
EE247 Lecture 23 Pipelined ADCs Combining the bits Stage implementation Circuits Noise budgeting Advanced calibration techniques Compensating inter-stage amplifier non-linearity Calibration via parallel
More informationSummary Last Lecture
EE47 Lecture 5 Pipelined ADCs (continued) How many bits per stage? Algorithmic ADCs utilizing pipeline structure Advanced background calibration techniques Oversampled ADCs Why oversampling? Pulse-count
More informationEE247 Midterm Exam Statistics
EE247 Lecture 22 Pipelined ADCs (continued) Effect gain stage, sub-dac non-idealities on overall ADC performance Digital calibration (continued) Correction for inter-stage gain nonlinearity Implementation
More informationEE247 Lecture 23. EECS 247 Lecture 23 Pipelined ADCs 2008 H.K. Page 1. Pipeline ADC Block Diagram DAC ADC. V res2. Stage 2 B 2.
EE247 Lecture 23 Pipelined ADCs (continued) Effect gain stage, sub-dac non-idealities on overall ADC performance Digital calibration (continued) Correction for inter-stage gain nonlinearity Implementation
More informationThe Case for Oversampling
EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationSummary Last Lecture
Interleaved ADCs EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations
More informationAnalog-to-Digital Converters
EE47 Lecture 3 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationLecture 9, ANIK. Data converters 1
Lecture 9, ANIK Data converters 1 What did we do last time? Noise and distortion Understanding the simplest circuit noise Understanding some of the sources of distortion 502 of 530 What will we do today?
More informationSummary Last Lecture
EE247 Lecture 23 Converters Techniques to reduce flash complexity Interpolating (continued) Folding Multi-Step s Two-Step flash Pipelined s EECS 247 Lecture 23: Data Converters 26 H.K. Page 1 Summary Last
More informationSummary Last Lecture
EE247 Lecture 23 Converters Techniques to reduce flash complexity Interpolating (continued) Folding Multi-Step s Two-Step flash Pipelined s EECS 247 Lecture 23: Data Converters 26 H.K. Page Summary Last
More informationElectronics A/D and D/A converters
Electronics A/D and D/A converters Prof. Márta Rencz, Gábor Takács, Dr. György Bognár, Dr. Péter G. Szabó BME DED December 1, 2014 1 / 26 Introduction The world is analog, signal processing nowadays is
More informationCMOS High Speed A/D Converter Architectures
CHAPTER 3 CMOS High Speed A/D Converter Architectures 3.1 Introduction In the previous chapter, basic key functions are examined with special emphasis on the power dissipation associated with its implementation.
More informationEE247 Lecture 24. EE247 Lecture 24
EE247 Lecture 24 Administrative EE247 Final exam: Date: Wed. Dec. 15 th Time: -12:30pm-3:30pm- Location: 289 Cory Closed book/course notes No calculators/cell phones/pdas/computers Bring one 8x11 paper
More informationAnalog to Digital Conversion
Analog to Digital Conversion Florian Erdinger Lehrstuhl für Schaltungstechnik und Simulation Technische Informatik der Uni Heidelberg VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg
More informationLecture 10, ANIK. Data converters 2
Lecture, ANIK Data converters 2 What did we do last time? Data converter fundamentals Quantization noise Signal-to-noise ratio ADC and DAC architectures Overview, since literature is more useful explaining
More informationPipeline vs. Sigma Delta ADC for Communications Applications
Pipeline vs. Sigma Delta ADC for Communications Applications Noel O Riordan, Mixed-Signal IP Group, S3 Semiconductors noel.oriordan@s3group.com Introduction The Analog-to-Digital Converter (ADC) is a key
More informationNOISE IN SC CIRCUITS
ECE37 Advanced Analog Circuits Lecture 0 NOISE IN SC CIRCUITS Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen Understanding of CMOS analog circuit
More informationAdministrative. Questions can also be asked via . EECS 247- Lecture 26 Bandpass Oversampled ADCs- Systems 2009 Page 1.
Administrative Project : Discussions & report submission on Frid. Dec. 4 th (make appointment via sign-up sheet) Student presentations Dec. 3 rd & Dec. 8 th Office hours @ 567 Cory : Tues. Dec. 8 th, 4
More informationPipelined Analog-to-Digital Converters
Department of Electrical and Computer Engineering Pipelined Analog-to-Digital Converters Vishal Saxena Vishal Saxena -1- Multi-Step A/D Conversion Basics Vishal Saxena -2-2 Motivation for Multi-Step Converters
More informationEE247 Lecture 26. This lecture is taped on Wed. Nov. 28 th due to conflict of regular class hours with a meeting
EE47 Lecture 6 This lecture is taped on Wed. Nov. 8 th due to conflict of regular class hours with a meeting Any questions regarding this lecture could be discussed during regular office hours or in class
More informationLecture #6: Analog-to-Digital Converter
Lecture #6: Analog-to-Digital Converter All electrical signals in the real world are analog, and their waveforms are continuous in time. Since most signal processing is done digitally in discrete time,
More informationDesign of Pipeline Analog to Digital Converter
Design of Pipeline Analog to Digital Converter Vivek Tripathi, Chandrajit Debnath, Rakesh Malik STMicroelectronics The pipeline analog-to-digital converter (ADC) architecture is the most popular topology
More informationFundamentals of Data Converters. DAVID KRESS Director of Technical Marketing
Fundamentals of Data Converters DAVID KRESS Director of Technical Marketing 9/14/2016 Analog to Electronic Signal Processing Sensor (INPUT) Amp Converter Digital Processor Actuator (OUTPUT) Amp Converter
More informationAnalog-to-Digital Converter Survey & Analysis. Bob Walden. (310) Update: July 16,1999
Analog-to-Digital Converter Survey & Analysis Update: July 16,1999 References: 1. R.H. Walden, Analog-to-digital converter survey and analysis, IEEE Journal on Selected Areas in Communications, vol. 17,
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative EE247 Final exam: Date: Mon. Dec. 18 th Time: 12:30pm-3:30pm Location: 241 Cory Hall Extra office hours: Thurs. Dec. 14 th, 10:30am-12pm Closed book/course notes No calculators/cell
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 5: Data Conversion ADC Background/Theory Examples Background Physical systems are typically analogue To apply digital signal processing, the analogue signal
More information2. ADC Architectures and CMOS Circuits
/58 2. Architectures and CMOS Circuits Francesc Serra Graells francesc.serra.graells@uab.cat Departament de Microelectrònica i Sistemes Electrònics Universitat Autònoma de Barcelona paco.serra@imb-cnm.csic.es
More informationCHAPTER. delta-sigma modulators 1.0
CHAPTER 1 CHAPTER Conventional delta-sigma modulators 1.0 This Chapter presents the traditional first- and second-order DSM. The main sources for non-ideal operation are described together with some commonly
More informationSigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC
Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC Jinseok Koh Wireless Analog Technology Center Texas Instruments Inc. Dallas, TX Outline Fundamentals for ADCs Over-sampling and Noise
More information10 bit Delta Sigma D/A Converter with Increased S/N ratio Using Compact Adder Circuits
International Journal of Scientific & Engineering Research, Volume 4, Issue 8, August 2013 10 bit Delta Sigma D/A Converter with Increased S/N ratio Using Compact Adder Circuits Jyothish Chandran G, Shajimon
More informationISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4
ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4 25.4 A 1.8V 14b 10MS/s Pipelined ADC in 0.18µm CMOS with 99dB SFDR Yun Chiu, Paul R. Gray, Borivoje Nikolic University of California, Berkeley,
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative Project submission: Project reports due Dec. 5th Please make an appointment with the instructor for a 15minute meeting on Monday Dec. 8 th Prepare to give a 3 to 7 minute
More informationWorkshop ESSCIRC. Low-Power Data Acquisition System For Very Small Signals At Low Frequencies With12-Bit- SAR-ADC. 17. September 2010.
Workshop ESSCIRC Low-Power Data Acquisition System For Very Small Signals At Low Frequencies With12-Bit- SAR-ADC 17. September 2010 Christof Dohmen Outline System Overview Analog-Front-End Chopper-Amplifier
More informationEE247 Lecture 20. Comparator architecture examples Flash ADC sources of error Sparkle code Meta-stability
EE247 Lecture 2 ADC Converters ADC architectures (continued) Comparator architectures Latched comparators Latched comparators incorporating preamplifier Sample-data comparators Offset cancellation Comparator
More informationA 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier
A 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier Hyunui Lee, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology, Japan Outline Background Body voltage controlled
More informationECEN 610 Mixed-Signal Interfaces
Spring 2014 S. Hoyos-ECEN-610 1 ECEN 610 Mixed-Signal Interfaces Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Oversampling ADC Spring 2014 S. Hoyos-ECEN-610 2 Spring 2014 S. Hoyos-ECEN-610
More informationArchitectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters
0 Architectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters F. Maloberti University of Pavia - Italy franco.maloberti@unipv.it 1 Introduction Summary Sigma-Delta
More informationWideband Sampling by Decimation in Frequency
Wideband Sampling by Decimation in Frequency Martin Snelgrove http://www.kapik.com 192 Spadina Ave. Suite 218 Toronto, Ontario, M5T2C2 Canada Copyright Kapik Integration 2011 WSG: New Architectures for
More informationThe need for Data Converters
The need for Data Converters ANALOG SIGNAL (Speech, Images, Sensors, Radar, etc.) PRE-PROCESSING (Filtering and analog to digital conversion) DIGITAL PROCESSOR (Microprocessor) POST-PROCESSING (Digital
More informationEE247 Lecture 27. EE247 Lecture 27
EE247 Lecture 27 Administrative EE247 Final exam: Date: Wed. Dec. 19 th Time: 12:30pm-3:30pm Location: 70 Evans Hall Extra office hours: Thurs. Dec. 13 th, 10:am2pm Closed course notes/books No calculators/cell
More informationLecture 390 Oversampling ADCs Part I (3/29/10) Page 390-1
Lecture 390 Oversampling ADCs Part I (3/29/0) Page 390 LECTURE 390 OVERSAMPLING ADCS PART I LECTURE ORGANIZATION Outline Introduction Deltasigma modulators Summary CMOS Analog Circuit Design, 2 nd Edition
More informationNPTEL. VLSI Data Conversion Circuits - Video course. Electronics & Communication Engineering.
NPTEL Syllabus VLSI Data Conversion Circuits - Video course COURSE OUTLINE This course covers the analysis and design of CMOS Analog-to-Digital and Digital-to-Analog Converters,with about 7 design assigments.
More informationAnother way to implement a folding ADC
Another way to implement a folding ADC J. Van Valburg and R. van de Plassche, An 8-b 650 MHz Folding ADC, IEEE JSSC, vol 27, #12, pp. 1662-6, Dec 1992 Coupled Differential Pair J. Van Valburg and R. van
More informationAsynchronous SAR ADC: Past, Present and Beyond. Mike Shuo-Wei Chen University of Southern California MWSCAS 2014
Asynchronous SAR ADC: Past, Present and Beyond Mike Shuo-Wei Chen University of Southern California MWSCAS 2014 1 Roles of ADCs Responsibility of ADC is increasing more BW, more dynamic range Potentially
More informationFundamentals of Data Conversion: Part I.1
Fundamentals of Data Conversion: Part I.1 Sebastian Hoyos http://ece.tamu.edu/~hoyos/ Several of these slides were provided by Dr. Jose Silva-Martinez and Dr. Jun Zhou Outline Fundamentals of Analog-to-Digital
More informationTelecommunication Electronics
Politecnico di Torino ICT School Telecommunication Electronics C5 - Special A/D converters» Logarithmic conversion» Approximation, A and µ laws» Differential converters» Oversampling, noise shaping Logarithmic
More informationDesign And Simulation Of First Order Sigma Delta ADC In 0.13um CMOS Technology Jaydip H. Chaudhari PG Student L. C. Institute of Technology, Bhandu
Design And Simulation Of First Order Sigma Delta ADC In 0.13um CMOS Technology Jaydip H. Chaudhari PG Student L. C. Institute of Technology, Bhandu Gireeja D. Amin Assistant Professor L. C. Institute of
More informationProposing. An Interpolated Pipeline ADC
Proposing An Interpolated Pipeline ADC Akira Matsuzawa Tokyo Institute of Technology, Japan Matsuzawa & Okada Lab. Background 38GHz long range mm-wave system Role of long range mm-wave Current Optical
More informationEE247 Lecture 22. Techniques to reduce flash ADC complexity (continued) Multi-Step ADCs
EE247 Lecture 22 Converters Techniques to reduce flash complexity (continued) MultiStep s TwoStep flash Pipelined s Effect of sub, subac, gain stage nonidealities on overall performance Error correction
More informationDesign of a High-speed, High-resolution ADC for Medical Ultrasound Applications -
The figures of merit (FoMs) encompassing power, effective resolution and speed rank the dynamic performance of the ADC core among the best in its class. J. Bjørnsen: Design of a High-speed, High-resolution
More informationCMOS ADC & DAC Principles
CMOS ADC & DAC Principles Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 201 Table of contents Definitions Digital-to-analog converters Resistive Capacitive
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Final Exam EECS 247 H. Khorramabadi Tues., Dec. 14, 2010 FALL 2010 Name: SID: Total number of
More informationFUNDAMENTALS OF ANALOG TO DIGITAL CONVERTERS: PART I.1
FUNDAMENTALS OF ANALOG TO DIGITAL CONVERTERS: PART I.1 Many of these slides were provided by Dr. Sebastian Hoyos January 2019 Texas A&M University 1 Spring, 2019 Outline Fundamentals of Analog-to-Digital
More informationSummary of Last Lecture
EE47 Lecture 7 DAC Converters (continued) Dynamic element matching DAC reconstruction filter ADC Converters Sampling Sampling switch considerations Thermal noise due to switch resistance Sampling switch
More informationCascaded Noise Shaping for Oversampling A/D and D/A Conversion Bruce A. Wooley Stanford University
Cascaded Noise Shaping for Oversampling A/D and D/A Conversion Bruce A. Wooley Stanford University Bruce A. Wooley - 1 - Copyright 2005, Stanford University Outline Oversampling modulators for A-to-D conversion
More informationIntegrated Microsystems Laboratory. Franco Maloberti
University of Pavia Integrated Microsystems Laboratory Power Efficient Data Convertes Franco Maloberti franco.maloberti@unipv.it OUTLINE Introduction Managing the noise power budget Challenges of State-of-the-art
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative Final exam: Date: Tues. Dec. 13 th Time: 12:3pm-3:3pm Location: 285 Cory Office hours this week: Tues: 2:3p to 3:3p Wed: 1:3p to 2:3p (extra) Thurs: 2:3p to 3:3p Closed
More information2.4 A/D Converter Survey Linearity
2.4 A/D Converter Survey 21 mum and minimum power spectral density (PSD) levels. In the case of a single-channel receiver, this implies the gain control range of the VGA, while in a multi-channel receiver
More informationFYS3240 PC-based instrumentation and microcontrollers. Signal sampling. Spring 2015 Lecture #5
FYS3240 PC-based instrumentation and microcontrollers Signal sampling Spring 2015 Lecture #5 Bekkeng, 29.1.2015 Content Aliasing Nyquist (Sampling) ADC Filtering Oversampling Triggering Analog Signal Information
More informationA 9.35-ENOB, 14.8 fj/conv.-step Fully- Passive Noise-Shaping SAR ADC
A 9.35-ENOB, 14.8 fj/conv.-step Fully- Passive Noise-Shaping SAR ADC Zhijie Chen, Masaya Miyahara, Akira Matsuzawa Tokyo Institute of Technology Symposia on VLSI Technology and Circuits Outline Background
More informationInternational Journal of Advance Engineering and Research Development. Design of Pipelined ADC for High Speed Application
g Scientific Journal of Impact Factor(SJIF): 3.134 e-issn(o): 2348-4470 p-issn(p): 2348-6406 International Journal of Advance Engineering and Research Development Volume 2,Issue 4, April -2015 Design of
More informationA stability-improved single-opamp third-order ΣΔ modulator by using a fully-passive noise-shaping SAR ADC and passive adder
A stability-improved single-opamp third-order ΣΔ modulator by using a fully-passive noise-shaping SAR ADC and passive adder Zhijie Chen, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology,
More informationArchitectures and circuits for timeinterleaved. Sandeep Gupta Teranetics, Santa Clara, CA
Architectures and circuits for timeinterleaved ADC s Sandeep Gupta Teranetics, Santa Clara, CA Outline Introduction to time-interleaved architectures. Conventional Sampling architectures and their application
More informationECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter
ECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter Brian L. Young youngbr@eecs.oregonstate.edu Oregon State University June 6, 28 I. INTRODUCTION The goal of the Spring 28, ECE 627 project
More informationA 2.5 V 109 db DR ADC for Audio Application
276 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.10, NO.4, DECEMBER, 2010 A 2.5 V 109 db DR ADC for Audio Application Gwangyol Noh and Gil-Cho Ahn Abstract A 2.5 V feed-forward second-order deltasigma
More informationThe counterpart to a DAC is the ADC, which is generally a more complicated circuit. One of the most popular ADC circuit is the successive
1 The counterpart to a DAC is the ADC, which is generally a more complicated circuit. One of the most popular ADC circuit is the successive approximation converter. 2 3 The idea of sampling is fully covered
More informationDesign of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications
RESEARCH ARTICLE OPEN ACCESS Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications Sharon Theresa George*, J. Mangaiyarkarasi** *(Department of Information and Communication
More informationDesign of 28 nm FD-SOI CMOS 800 MS/s SAR ADC for wireless applications
Design of 28 nm FD-SOI CMOS 800 MS/s SAR ADC for wireless applications Master s thesis in Embedded Electronic System Design VICTOR ÅBERG Department of Computer Science and Engineering CHALMERS UNIVERSITY
More informationEE247 Lecture 16. EECS 247 Lecture 16: Data Converters- DAC Design & Intro. to ADCs 2009 Page 1
EE47 Lecture 6 D/A Converters (continued) Self calibration techniques Current copiers (last lecture) Dynamic element matching DAC reconstruction filter ADC Converters Sampling Sampling switch considerations
More informationA New Class of Asynchronous Analog-to-Digital Converters Based on Time Quantization
A New Class of Asynchronous Analog-to-Digital Converters Based on Time Quantization Emmanuel Allier Gilles Sicard Laurent Fesquet Marc Renaudin emmanuel.allier@imag.fr The 9 th IEEE ASYNC Symposium, Vancouver,
More informationDesign Examples. MEAD March Richard Schreier. ANALOG DEVICES R. SCHREIER ANALOG DEVICES, INC.
Design Examples MEAD March 008 Richard Schreier Richard.Schreier@analog.com ANALOG DEVICES Catalog nd -Order Lowpass Architecture: Single-bit, switched-capacitor Application: General-purpose, low-frequency
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics D5 - Special A/D converters» Differential converters» Oversampling, noise shaping» Logarithmic conversion» Approximation, A and
More informationFYS3240 PC-based instrumentation and microcontrollers. Signal sampling. Spring 2017 Lecture #5
FYS3240 PC-based instrumentation and microcontrollers Signal sampling Spring 2017 Lecture #5 Bekkeng, 30.01.2017 Content Aliasing Sampling Analog to Digital Conversion (ADC) Filtering Oversampling Triggering
More informationAn Overview of the Decimation process and its VLSI implementation
MPRA Munich Personal RePEc Archive An Overview of the Decimation process and its VLSI implementation Rozita Teymourzadeh and Masuri Othman UKM University 1. February 2006 Online at http://mpra.ub.uni-muenchen.de/41945/
More informationIn The Name of Almighty. Lec. 2: Sampling
In The Name of Almighty Lec. 2: Sampling Lecturer: Hooman Farkhani Department of Electrical Engineering Islamic Azad University of Najafabad Feb. 2016. Email: H_farkhani@yahoo.com A/D and D/A Conversion
More informationOversampling Data Converters Tuesday, March 15th, 9:15 11:40
Oversampling Data Converters Tuesday, March 15th, 9:15 11:40 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 15th of March:
More informationAnalog to Digital Converters
Analog to Digital Converters ADC review ADC Types Pipelined Data Converter Design Basic concepts eview existing approaches Pipelined Design Strategies 1 Analog to Digital Converters Most widely used mixed-signal
More informationA/D Conversion and Filtering for Ultra Low Power Radios. Dejan Radjen Yasser Sherazi. Advanced Digital IC Design. Contents. Why is this important?
1 Advanced Digital IC Design A/D Conversion and Filtering for Ultra Low Power Radios Dejan Radjen Yasser Sherazi Contents A/D Conversion A/D Converters Introduction ΔΣ modulator for Ultra Low Power Radios
More informationData Converters. Springer FRANCO MALOBERTI. Pavia University, Italy
Data Converters by FRANCO MALOBERTI Pavia University, Italy Springer Contents Dedicat ion Preface 1. BACKGROUND ELEMENTS 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 The Ideal Data Converter Sampling 1.2.1 Undersampling
More informationAppendix A Comparison of ADC Architectures
Appendix A Comparison of ADC Architectures A comparison of continuous-time delta-sigma (CT ), pipeline, and timeinterleaved (TI) SAR ADCs which target wide signal bandwidths (greater than 100 MHz) and
More informationAbstract Abstract approved:
AN ABSTRACT OF THE DISSERTATION OF Taehwan Oh for the degree of Doctor of Philosophy in Electrical and Computer Engineering presented on May 29, 2013. Title: Power Efficient Analog-to-Digital Converters
More informationA single-slope 80MS/s ADC using two-step time-to-digital conversion
A single-slope 80MS/s ADC using two-step time-to-digital conversion The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published
More informationEE247 Lecture 17. EECS 247 Lecture 17: Data Converters 2006 H.K. Page 1. Summary of Last Lecture
EE47 Lecture 7 DAC Converters (continued) DAC dynamic non-idealities DAC design considerations Self calibration techniques Current copiers Dynamic element matching DAC reconstruction filter ADC Converters
More informationDESIGN OF LOW POWER VCO ENABLED QUANTIZER IN CONTINUOUS TIME SIGMA DELTA ADC FOR SIGNAL PROCESSING APPLICATION
ISSN: 2395-1680 (ONLINE) DOI: 10.21917/ijme.2016.0033 ICTACT JOURNAL ON MICROELECTRONICS, APRIL 2016, VOLUME: 02, ISSUE: 01 DESIGN OF LOW POWER VCO ENABLED QUANTIZER IN CONTINUOUS TIME SIGMA DELTA ADC
More informationTones. EECS 247 Lecture 21: Oversampled ADC Implementation 2002 B. Boser 1. 1/512 1/16-1/64 b1. 1/10 1 1/4 1/4 1/8 k1z -1 1-z -1 I1. k2z -1.
Tones 5 th order Σ modulator DC inputs Tones Dither kt/c noise EECS 47 Lecture : Oversampled ADC Implementation B. Boser 5 th Order Modulator /5 /6-/64 b b b b X / /4 /4 /8 kz - -z - I kz - -z - I k3z
More informationSIGMA-DELTA CONVERTER
SIGMA-DELTA CONVERTER (1995: Pacífico R. Concetti Western A. Geophysical-Argentina) The Sigma-Delta A/D Converter is not new in electronic engineering since it has been previously used as part of many
More informationIF-Sampling Digital Beamforming with Bit-Stream Processing. Jaehun Jeong
IF-Sampling Digital Beamforming with Bit-Stream Processing by Jaehun Jeong A dissertation submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy (Electrical Engineering)
More informationA 25MS/s 14b 200mW Σ Modulator in 0.18µm CMOS
UT Mixed-Signal/RF Integrated Circuits Seminar Series A 25MS/s 14b 200mW Σ Modulator in 0.18µm CMOS Pio Balmelli April 19 th, Austin TX 2 Outline VDSL specifications Σ A/D converter features Broadband
More informationESE 531: Digital Signal Processing
ESE 531: Digital Signal Processing Lec 12: February 21st, 2017 Data Converters, Noise Shaping (con t) Lecture Outline! Data Converters " Anti-aliasing " ADC " Quantization " Practical DAC! Noise Shaping
More informationOn the Study of Improving Noise Shaping Techniques in Wide Bandwidth Sigma Delta Modulators
On the Study of Improving Noise Shaping Techniques in Wide Bandwidth Sigma Delta Modulators By Du Yun Master Degree in Electrical and Electronics Engineering 2013 Faculty of Science and Technology University
More information3. DAC Architectures and CMOS Circuits
1/30 3. DAC Architectures and CMOS Circuits Francesc Serra Graells francesc.serra.graells@uab.cat Departament de Microelectrònica i Sistemes Electrònics Universitat Autònoma de Barcelona paco.serra@imb-cnm.csic.es
More informationA Low-Power 6-b Integrating-Pipeline Hybrid Analog-to-Digital Converter
A Low-Power 6-b Integrating-Pipeline Hybrid Analog-to-Digital Converter Quentin Diduck, Martin Margala * Electrical and Computer Engineering Department 526 Computer Studies Bldg., PO Box 270231 University
More informationCyber-Physical Systems ADC / DAC
Cyber-Physical Systems ADC / DAC ICEN 553/453 Fall 2018 Prof. Dola Saha 1 Analog-to-Digital Converter (ADC) Ø ADC is important almost to all application fields Ø Converts a continuous-time voltage signal
More informationDesign and Implementation of a Sigma Delta ADC By: Moslem Rashidi, March 2009
Design and Implementation of a Sigma Delta ADC By: Moslem Rashidi, March 2009 Introduction The first thing in design an ADC is select architecture of ADC that is depend on parameters like bandwidth, resolution,
More informationLow-Power Pipelined ADC Design for Wireless LANs
Low-Power Pipelined ADC Design for Wireless LANs J. Arias, D. Bisbal, J. San Pablo, L. Quintanilla, L. Enriquez, J. Vicente, J. Barbolla Dept. de Electricidad y Electrónica, E.T.S.I. de Telecomunicación,
More informationDesign of High-Resolution MOSFET-Only Pipelined ADCs with Digital Calibration
Design of High-Resolution MOSET-Only Pipelined ADCs with Digital Calibration Hamed Aminzadeh, Mohammad Danaie, and Reza Lotfi Integrated Systems Lab., EE Dept., erdowsi University of Mashhad, Mashhad,
More informationNew RF-to-Digital Architectures for Broadband Communication Systems
New RF-to-Digital Architectures for Broadband Communication Systems Department of ECE, Texas A&M University Barcelona, May 2012 Barcelona -1- May 2012 Outline Introduction Multi-standard receivers: Front-End
More informationAnalog-to-Digital i Converters
CSE 577 Spring 2011 Analog-to-Digital i Converters Jaehyun Lim, Kyusun Choi Department t of Computer Science and Engineering i The Pennsylvania State University ADC Glossary DNL (differential nonlinearity)
More informationA K-Delta-1-Sigma Modulator for Wideband Analog-to-Digital Conversion
A K-Delta-1-Sigma Modulator for Wideband Analog-to-Digital Conversion Abstract : R. Jacob Baker and Vishal Saxena Department of Electrical and Computer Engineering Boise State University jbaker@boisestate.edu
More informationERROR CORRECTION TECHNIQUES IN HIGH-SPEED A/D AND D/A CONVERTERS
ERROR CORRECTION TECHNIQUES IN HIGH-SPEED A/D AND D/A CONVERTERS BY: TIMO RAHKONEN ELECTRONICS LABORATORY DEPARTMENT OF ELECTRCAL ENGINEERING AND INFOTECH OULU UNIVERSITY OF OULU PO BOX 45 94 OULU FINLAND
More information