Considerations for digital readouts for a submillimeter MKID array camera

Size: px
Start display at page:

Download "Considerations for digital readouts for a submillimeter MKID array camera"

Transcription

1 Considerations for digital readouts for a submillimeter MKID array camera Jonas Zmuidzinas Division of Physics, Mathematics, and Astronomy Caltech MKID readout considerations 1

2 MKID readout considerations 2 MKID: basic principle

3 MKID readout considerations 3 Coplanar waveguide (CPW) resonators

4 MKID readout considerations 4 Frequency multiplexing

5 MKID readout considerations 5 Antenna-coupled submillimeter-wave MKID

6 4 4 dual-color submm MKID array MKID readout considerations 6

7 Frequency response and antenna patterns MKID readout considerations 7

8 Demo at the Caltech Submillimeter Observatory (CSO) MKID readout considerations 8

9 MKID readout considerations 9 The MKID camera for the CSO (NSF ATI + Moore) Jason Glenn, PI; Sunil Golwala, co-pi array = 576 spatial pixels Four colors/bands: λ =1.3, 1.1, 0.85, and 0.75 mm = 2304 MKID resonators Focal plane: 4 4 mosaic of 6 6 ( 4) tiles Each tile has 144 MKIDs total 2.8 MHz per MKID 400 MHz bandwidth per tile

10 MKID readout considerations 10 Proposed 400 MHz bandwidth digital readout scheme

11 MKID readout considerations 11 Issues to consider Digital signal processing algorithm in FPGA Frequency selection, output data rate Noise Dynamic range Spurious frequencies, intermodulation products, etc. Implementation details: location, packaging, power source, communication, computer interface, etc.

12 MKID readout considerations 12 Digital downconverter (DDC) Disadvantage: DDCs are silicon intensive, difficult to pack lots of channels onto FPGA.

13 MKID readout considerations 13 FFT Channelizer Advantage: FFT computation scales N log(n). FPGAs are capable of real-time 32k point FFTs at input data rates 2 GSamples/sec. Disadvantage: sinc(x) sidelobes, wide output bandwidth.

14 MKID readout considerations 14 A better channelizer (Pentek) The silicon-intensive post-fft digital downconverter is shared (time multiplexed) among the 256 outputs.

15 MKID readout considerations 15 MKID Noise

16 MKID readout considerations 16 MKID Noise: frequency vs. dissipation fluctuations Noise PSD (dbc/hz) Rotation angle (deg) Frequency (Hz)

17 MKID readout considerations 17 MKID Noise: power scaling Sδf0 (1kHz)/f2 0 (1/Hz) nm Al on Si 40nm Al on Si 200nm Nb on Si 200nm Al on Sapphire 200nm Al on Ge Internal Power (dbm)

18 MKID readout considerations 18 MKID submm response vs. microwave readout power Frequency response vs. readout power 1 Optical Power 0.9 normalized f P absorbed (dbm) Conclusion: P µw P submm 10 pw.

19 MKID readout considerations 19 HEMT and ADC noise Best case: MKID amplitude noise due to background photon statistics rises above HEMT LNA noise. ADC noise should be kept below HEMT noise, k b T LNA ν, where T LNA = 2 5 K for a modern cryogenic HEMT. Maximum readout power: P (max) µw P submm = ηk B T load f. LNA noise to readout carrier ratio for ν = 1 Hz is: ρ LNA = k BT LNA ν P µw (max) = T LNA ν ηt load f , or in engineering units, around -115 dbc/hz. How low is the ADC noise? Better than -115 dbc/hz?

20 MKID readout considerations 20 ADC quantization noise, SNR ADC quantization noise, uniform distribution, in LSB= 1 units: σ 2 = 1/2 1/2 x2 dx = Maximum signal amplitude is A = 2 N /2 (positive and negative). Signal power for sine wave is P max = A 2 /2 = 2 2N /8. Signal to noise ratio: SNR = P max /σ 2 = 2 2N 12/8 = 2 2N 3/2. Decibels: SNR= 10log 10 (2 2N 3/2) = 6.02N db. The noise power is spread across entire Nyquist bandwidth, ν S /2.

21 MKID readout considerations 21 ADC noise: definition of SNR Note: M-point FFT spreads noise power into M/2 bins.

22 MKID readout considerations 22 ADC dynamic range requirement The best noise to carrier ratio that an ADC can achieve for a 1 Hz bandwidth is given by ρ (min) ADC = 1 0.5ν S SNR. This quantity is a measure of the dynamic range of the ADC. Frequency multiplexing of N c carriers requires carrier power at the ADC input to be reduced to P max /N c (the carrier powers add since frequencies are incommensurate). For N c = 144/2 channels, we need: ρ (min) ADC < ρ LNA/N c = log 10 (72) = 134 dbc/hz. Equivalently, for ν S = 400 MHz, SNR > log 10 (200 MHz) = 51 db,or ENOB = 8.7

23 MKID readout considerations 23 ADC dynamic range requirement, part 2 More generally: SNR 1 0.5ν S N c ρ LNA However, resonator frequency spacing ν c needs to be kept constant. Therefore: SNR 1 ν c ρ LNA For ν c = 2.8 MHz, SNR log 10 (2.8MHz) = 51 db. SNR generally decreases with sampling rate, so the requirement above dictates the maximum usable sampling rate.

24 The TI ADS bit, 400 MSPS ADC Note: ENOB = 11.2 > 8.7 MKID readout considerations 24

25 MKID readout considerations 25 SNR plot for TI ADS SNR vs INPUT FREQUENCY AND SAMPLING FREQUENCY f S Sampling Frequency MHz fin Input Frequency MHz SNR dbfs Figure 29.

26 MKID readout considerations 26 SFDR Definition

27 MKID readout considerations 27 Typical spectrum for TI ADS SPECTRAL PERFORMANCE FFT FOR 130 MHz INPUT SIGNAL SFDR = 78.5 dbc SNR = 70.1 dbfs SINAD = 69.5 dbfs THD = 77.4 dbc 40 Amplitude db Frequency MHz

28 MKID readout considerations 28 Two-tone spectrum for TI ADS f f IN1 IN2 = 69 MHz, 7 dbfs = 70 MHz, 7 dbfs IMD3 = 97.3 dbfs SFDR = 93.4 dbfs 40 Amplitude db Frequency MHz

29 MKID readout considerations 29 SFDR plot for TI ADS SFDR vs INPUT FREQUENCY AND SAMPLING FREQUENCY f S Sampling Frequency MHz fin Input Frequency MHz SFDR dbc Figure 30.

30 MKID readout considerations 30 Conclusions Digital readout for 144 channel MKID array looks highly feasible. Need ENOB = 8.7 bits and SNR = 51 db, doable at 400 MSPS. ATMEL/e2V has a 2 GSPS, 10 bit digitizer but with SNR = 40 db and ENOB = 6.4 bits. Not quite good enough! Output data rate around 100 Hz is fine. Hybrid FFT/DDC channelizer demonstrates required channel count. Spurs, harmonics, intermodulation products, etc. need to be investigated, but most likely OK. Modulation of sky signal will remove offets. Hit probability is low, 0.5N c (N c 1) 100 Hz/400 MHz = 0.25%. Walsh function carrier modulation could be implemented.

MKIDCam Readout Electronics Specifications

MKIDCam Readout Electronics Specifications MKIDCam Readout Electronics Specifications Phil Maloney, Jack Sayers, Jonas Zmuidinas, & Ben Mazin May 23, 2008 Scope of project This document lays out the overall performance requirements for the readout

More information

APPLICATION NOTE 3942 Optimize the Buffer Amplifier/ADC Connection

APPLICATION NOTE 3942 Optimize the Buffer Amplifier/ADC Connection Maxim > Design Support > Technical Documents > Application Notes > Communications Circuits > APP 3942 Maxim > Design Support > Technical Documents > Application Notes > High-Speed Interconnect > APP 3942

More information

A Millimeter and Submillimeter Kinetic Inductance Detector Camera

A Millimeter and Submillimeter Kinetic Inductance Detector Camera J Low Temp Phys (2008) 151: 684 689 DOI 10.1007/s10909-008-9728-3 A Millimeter and Submillimeter Kinetic Inductance Detector Camera J. Schlaerth A. Vayonakis P. Day J. Glenn J. Gao S. Golwala S. Kumar

More information

Analog and Telecommunication Electronics

Analog and Telecommunication Electronics Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics D6 - High speed A/D converters» Spectral performance analysis» Undersampling techniques» Sampling jitter» Interleaving

More information

MSP430 Teaching Materials

MSP430 Teaching Materials MSP430 Teaching Materials Chapter 9 Data Acquisition A/D Conversion Introduction Texas Instruments t Incorporated University of Beira Interior (PT) Pedro Dinis Gaspar, António Espírito Santo, Bruno Ribeiro,

More information

Specifications for the GBT spectrometer

Specifications for the GBT spectrometer GBT memo No. 292 Specifications for the GBT spectrometer Authors: D. Anish Roshi 1, Green Bank Scientific Staff, J. Richard Fisher 2, John Ford 1 Affiliation: 1 NRAO, Green Bank, WV 24944. 2 NRAO, Charlottesville,

More information

DC-Coupled, Fully-Differential Amplifier Reference Design

DC-Coupled, Fully-Differential Amplifier Reference Design Test Report TIDUAZ9A November 2015 Revised January 2017 TIDA-00431 RF Sampling 4-GSPS ADC With 8-GHz DC-Coupled, Fully- Wideband radio frequency (RF) receivers allow greatly increased flexibility in radio

More information

Two Level System Noise (TLS) and RF Readouts. Christopher McKenney. 4 th Microresonator Workshop 29 th July, 2011

Two Level System Noise (TLS) and RF Readouts. Christopher McKenney. 4 th Microresonator Workshop 29 th July, 2011 Two Level System Noise (TLS) and RF Readouts Christopher McKenney 4 th Microresonator Workshop 29 th July, 2011 Two Level System (TLS) and Superconducting Resonators Have well known effects in superconducting

More information

Designing a Sky-Noise-Limited Receiver for LWA

Designing a Sky-Noise-Limited Receiver for LWA The Next Generation of Receivers for Low Frequency Radio Astronomy: Designing a Sky-Noise-Limited Receiver for LWA Steve Ellingson Contributions from D. Wilson, T. Kramer Virginia Tech ellingson@vt.edu

More information

Advances in RF and Microwave Measurement Technology

Advances in RF and Microwave Measurement Technology 1 Advances in RF and Microwave Measurement Technology Chi Xu Certified LabVIEW Architect Certified TestStand Architect New Demands in Modern RF and Microwave Test In semiconductor and wireless, technologies

More information

RF Tuning Range. Intermediate Frequencies. The RF tuning range of the SDRplay module is detailed below.

RF Tuning Range. Intermediate Frequencies. The RF tuning range of the SDRplay module is detailed below. The SDR-play RSP1 is a powerful wideband full-featured SDR which coers all frequencies from 1 khz up to 2 GHz. All it needs is a PC and an antenna to proide excellent communications receier functionality.

More information

12-bit 50/100/125 MSPS 1-channel ADC

12-bit 50/100/125 MSPS 1-channel ADC SPECIFICATION 1 FEATURES TSMC CMOS 65 nm High speed pipelined ADC Resolution 12 bit Conversion rate 50/100/125 MHz Different power supplies for digital (1.2 V) and analog (1.2 V) parts Low standby current

More information

Advances in RF and Microwave Measurement Technology

Advances in RF and Microwave Measurement Technology 1 Advances in RF and Microwave Measurement Technology Rejwan Ali Marketing Engineer NI Africa and Oceania New Demands in Modern RF and Microwave Test In semiconductor and wireless, technologies such as

More information

New Features of IEEE Std Digitizing Waveform Recorders

New Features of IEEE Std Digitizing Waveform Recorders New Features of IEEE Std 1057-2007 Digitizing Waveform Recorders William B. Boyer 1, Thomas E. Linnenbrink 2, Jerome Blair 3, 1 Chair, Subcommittee on Digital Waveform Recorders Sandia National Laboratories

More information

Hideo Okawara s Mixed Signal Lecture Series. DSP-Based Testing Fundamentals 6 Spectrum Analysis -- FFT

Hideo Okawara s Mixed Signal Lecture Series. DSP-Based Testing Fundamentals 6 Spectrum Analysis -- FFT Hideo Okawara s Mixed Signal Lecture Series DSP-Based Testing Fundamentals 6 Spectrum Analysis -- FFT Verigy Japan October 008 Preface to the Series ADC and DAC are the most typical mixed signal devices.

More information

Enhancing Analog Signal Generation by Digital Channel Using Pulse-Width Modulation

Enhancing Analog Signal Generation by Digital Channel Using Pulse-Width Modulation Enhancing Analog Signal Generation by Digital Channel Using Pulse-Width Modulation Angelo Zucchetti Advantest angelo.zucchetti@advantest.com Introduction Presented in this article is a technique for generating

More information

Integrated Optics and Photon Counting Detectors: Introducing

Integrated Optics and Photon Counting Detectors: Introducing Integrated Optics and Photon Counting Detectors: Introducing µ-spec Harvey Moseley Dominic Benford, Matt Bradford, Wen-Ting Hsieh,Thomas Stevenson, Kongpop U- Yen, Ed Wollack and Jonas Zmuidzinas Jan.

More information

High Speed ADC Analog Input Interface Considerations by the Applications Engineering Group Analog Devices, Inc.

High Speed ADC Analog Input Interface Considerations by the Applications Engineering Group Analog Devices, Inc. High Speed ADC Analog Input Interface Considerations by the Applications Engineering Group Analog Devices, Inc. IN THIS NOTEBOOK Since designing a system that uses a high speed analog-todigital converter

More information

Data Converters. Specifications for Data Converters. Overview. Testing and characterization. Conditions of operation

Data Converters. Specifications for Data Converters. Overview. Testing and characterization. Conditions of operation Data Converters Overview Specifications for Data Converters Pietro Andreani Dept. of Electrical and Information Technology Lund University, Sweden Conditions of operation Type of converter Converter specifications

More information

ENGINEERING FOR RURAL DEVELOPMENT Jelgava, EDUCATION METHODS OF ANALOGUE TO DIGITAL CONVERTERS TESTING AT FE CULS

ENGINEERING FOR RURAL DEVELOPMENT Jelgava, EDUCATION METHODS OF ANALOGUE TO DIGITAL CONVERTERS TESTING AT FE CULS EDUCATION METHODS OF ANALOGUE TO DIGITAL CONVERTERS TESTING AT FE CULS Jakub Svatos, Milan Kriz Czech University of Life Sciences Prague jsvatos@tf.czu.cz, krizm@tf.czu.cz Abstract. Education methods for

More information

MAKING TRANSIENT ANTENNA MEASUREMENTS

MAKING TRANSIENT ANTENNA MEASUREMENTS MAKING TRANSIENT ANTENNA MEASUREMENTS Roger Dygert, Steven R. Nichols MI Technologies, 1125 Satellite Boulevard, Suite 100 Suwanee, GA 30024-4629 ABSTRACT In addition to steady state performance, antennas

More information

Integrated receivers for mid-band SKA. Suzy Jackson Engineer, Australia Telescope National Facility

Integrated receivers for mid-band SKA. Suzy Jackson Engineer, Australia Telescope National Facility Integrated receivers for mid-band SKA Suzy Jackson Engineer, Australia Telescope National Facility SKADS FP6 Meeting Chateau de Limelette 4-6 November, 2009 Talk overview Mid band SKA receiver challenges

More information

Maximizing GSPS ADC SFDR Performance: Sources of Spurs and Methods of Mitigation

Maximizing GSPS ADC SFDR Performance: Sources of Spurs and Methods of Mitigation Maximizing GSPS ADC SFDR Performance: Sources of Spurs and Methods of Mitigation Marjorie Plisch Applications Engineer, Signal Path Solutions November 2012 1 Outline Overview of the issue Sources of spurs

More information

AD Bit, 20/40/65 MSPS 3 V Low Power A/D Converter. Preliminary Technical Data

AD Bit, 20/40/65 MSPS 3 V Low Power A/D Converter. Preliminary Technical Data FEATURES Ultra Low Power 90mW @ 0MSPS; 135mW @ 40MSPS; 190mW @ 65MSPS SNR = 66.5 dbc (to Nyquist); SFDR = 8 dbc @.4MHz Analog Input ENOB = 10.5 bits DNL=± 0.5 LSB Differential Input with 500MHz Full Power

More information

Integrated receivers for mid-band SKA. Suzy Jackson Engineer, Australia Telescope National Facility

Integrated receivers for mid-band SKA. Suzy Jackson Engineer, Australia Telescope National Facility Integrated receivers for mid-band SKA Suzy Jackson Engineer, Australia Telescope National Facility ASKAP/SKA Special Technical Brief 23 rd October, 2009 Talk overview Mid band SKA receiver challenges ASKAP

More information

SECTION 4 HIGH SPEED SAMPLING AND HIGH SPEED ADCs, Walt Kester

SECTION 4 HIGH SPEED SAMPLING AND HIGH SPEED ADCs, Walt Kester SECTION 4 HIGH SPEED SAMPLING AND HIGH SPEED ADCs, Walt Kester INTRODUCTION High speed ADCs are used in a wide variety of real-time DSP signal-processing applications, replacing systems that used analog

More information

Reconfigurable 6 GHz Vector Signal Transceiver with I/Q Interface

Reconfigurable 6 GHz Vector Signal Transceiver with I/Q Interface SPECIFICATIONS PXIe-5645 Reconfigurable 6 GHz Vector Signal Transceiver with I/Q Interface Contents Definitions...2 Conditions... 3 Frequency...4 Frequency Settling Time... 4 Internal Frequency Reference...

More information

PXIe Contents SPECIFICATIONS. 14 GHz and 26.5 GHz Vector Signal Analyzer

PXIe Contents SPECIFICATIONS. 14 GHz and 26.5 GHz Vector Signal Analyzer SPECIFICATIONS PXIe-5668 14 GHz and 26.5 GHz Vector Signal Analyzer These specifications apply to the PXIe-5668 (14 GHz) Vector Signal Analyzer and the PXIe-5668 (26.5 GHz) Vector Signal Analyzer with

More information

Understanding RF and Microwave Analysis Basics

Understanding RF and Microwave Analysis Basics Understanding RF and Microwave Analysis Basics Kimberly Cassacia Product Line Brand Manager Keysight Technologies Agenda µw Analysis Basics Page 2 RF Signal Analyzer Overview & Basic Settings Overview

More information

Analog-to-Digital Converter Survey & Analysis. Bob Walden. (310) Update: July 16,1999

Analog-to-Digital Converter Survey & Analysis. Bob Walden. (310) Update: July 16,1999 Analog-to-Digital Converter Survey & Analysis Update: July 16,1999 References: 1. R.H. Walden, Analog-to-digital converter survey and analysis, IEEE Journal on Selected Areas in Communications, vol. 17,

More information

SC5407A/SC5408A 100 khz to 6 GHz RF Upconverter. Datasheet. Rev SignalCore, Inc.

SC5407A/SC5408A 100 khz to 6 GHz RF Upconverter. Datasheet. Rev SignalCore, Inc. SC5407A/SC5408A 100 khz to 6 GHz RF Upconverter Datasheet Rev 1.2 2017 SignalCore, Inc. support@signalcore.com P R O D U C T S P E C I F I C A T I O N S Definition of Terms The following terms are used

More information

ADCS7476/ADCS7477/ADCS7478 1MSPS, 12-/10-/8-Bit A/D Converters in 6-Lead SOT-23

ADCS7476/ADCS7477/ADCS7478 1MSPS, 12-/10-/8-Bit A/D Converters in 6-Lead SOT-23 ADCS7476/ADCS7477/ADCS7478 1MSPS, 12-/10-/8-Bit A/D Converters in 6-Lead SOT-23 General Description The ADCS7476, ADCS7477, and ADCS7478 are low power, monolithic CMOS 12-, 10- and 8-bit analog-to-digital

More information

QUICK START GUIDE FOR PSCOPE AC DATA COLLECTION AND ANALYSIS SOFTWARE DESCRIPTION

QUICK START GUIDE FOR PSCOPE AC DATA COLLECTION AND ANALYSIS SOFTWARE DESCRIPTION DESCRIPTION Pscope is a data collection program for use with Linear Technology ADCs. Compatible with DC718B/C, DC890B and DC1371A controllers this software is capable of evaluating such AC specs as SNR,

More information

The Fundamentals of Mixed Signal Testing

The Fundamentals of Mixed Signal Testing The Fundamentals of Mixed Signal Testing Course Information The Fundamentals of Mixed Signal Testing course is designed to provide the foundation of knowledge that is required for testing modern mixed

More information

CONTENTS. User Manual

CONTENTS. User Manual Document revision: Rev 1 Ref. AS-156-101 January 2013 CONTENTS 1 General... 5 2 Instrument description... 6 3 LED indicator... 7 4 Using the instrument... 7 5 Technical specification... 9 6 Dynamic performance...

More information

DATASHEET HI5805. Features. Applications. Ordering Information. Pinout. 12-Bit, 5MSPS A/D Converter. FN3984 Rev 7.00 Page 1 of 12.

DATASHEET HI5805. Features. Applications. Ordering Information. Pinout. 12-Bit, 5MSPS A/D Converter. FN3984 Rev 7.00 Page 1 of 12. 12-Bit, 5MSPS A/D Converter NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc DATASHEET FN3984 Rev 7.00 The HI5805

More information

Dual 10-Bit, 40Msps, 3V, Low-Power ADC with Internal Reference and Parallel Outputs

Dual 10-Bit, 40Msps, 3V, Low-Power ADC with Internal Reference and Parallel Outputs 19-2173; Rev 1; 7/6 Dual 1-Bit, 4Msps, 3, Low-Power ADC with General Description The is a 3, dual 1-bit analog-to-digital converter (ADC) featuring fully differential wideband trackand-hold (T/H) inputs,

More information

Background. Chapter Introduction to bolometers

Background. Chapter Introduction to bolometers 1 Chapter 1 Background Cryogenic detectors for photon detection have applications in astronomy, cosmology, particle physics, climate science, chemistry, security and more. In the infrared and submillimeter

More information

Techniques for Pixel Level Analog to Digital Conversion

Techniques for Pixel Level Analog to Digital Conversion Techniques for Level Analog to Digital Conversion Boyd Fowler, David Yang, and Abbas El Gamal Stanford University Aerosense 98 3360-1 1 Approaches to Integrating ADC with Image Sensor Chip Level Image

More information

High Resolution Spectrometers

High Resolution Spectrometers (Heterodyne Receiver Development) Very strong effort at JPL/CIT SIS mixers up to 1.2 THz (limit ~ 1.6 THz) Solid-state LO s beyond 1.5 THz (JPL) Herschel / HIFI 1.2 THz SIS SOFIA / CASIMIR CSO facility

More information

Dual, 6-Bit, 800Msps ADC with On-Chip, Wideband Input Amplifier

Dual, 6-Bit, 800Msps ADC with On-Chip, Wideband Input Amplifier 19-2006; Rev 0; 5/01 Dual, 6-Bit, 800Msps ADC with On-Chip, General Description The is a dual, 6-bit, analog-to-digital converter (ADC) designed to allow fast and precise digitizing of in-phase (I) and

More information

10-Bit, 40/65/80/105 MSPS 3 V Dual Analog-to-Digital Converter AD9218

10-Bit, 40/65/80/105 MSPS 3 V Dual Analog-to-Digital Converter AD9218 -Bit, //8/ MSPS V Dual Analog-to-Digital Converter AD98 FEATURES Dual -bit, MSPS, MSPS, 8 MSPS, and MSPS ADC Low power: 7 mw at MSPS per channel On-chip reference and track-and-hold MHz analog bandwidth

More information

A VCO-Based ADC Employing a Multi- Phase Noise-Shaping Beat Frequency Quantizer for Direct Sampling of Sub-1mV Input Signals

A VCO-Based ADC Employing a Multi- Phase Noise-Shaping Beat Frequency Quantizer for Direct Sampling of Sub-1mV Input Signals A VCO-Based ADC Employing a Multi- Phase Noise-Shaping Beat Frequency Quantizer for Direct Sampling of Sub-1mV Input Signals Bongjin Kim, Somnath Kundu, Seokkyun Ko and Chris H. Kim University of Minnesota,

More information

Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC

Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC Jinseok Koh Wireless Analog Technology Center Texas Instruments Inc. Dallas, TX Outline Fundamentals for ADCs Over-sampling and Noise

More information

CMOS Analog to Digital Converters : State-of-the-Art and Perspectives in Digital Communications ADC

CMOS Analog to Digital Converters : State-of-the-Art and Perspectives in Digital Communications ADC CMOS Analog to Digital Converters : State-of-the-Art and Perspectives in Digital Communications ADC Hussein Fakhoury and Hervé Petit C²S Research Group Presentation Outline Introduction Basic concepts

More information

RPG XFFTS. extended bandwidth Fast Fourier Transform Spectrometer. Technical Specification

RPG XFFTS. extended bandwidth Fast Fourier Transform Spectrometer. Technical Specification RPG XFFTS extended bandwidth Fast Fourier Transform Spectrometer Technical Specification 19 XFFTS crate equiped with eight XFFTS boards and one XFFTS controller Fast Fourier Transform Spectrometer The

More information

A 12 bit 125 MHz ADC USING DIRECT INTERPOLATION

A 12 bit 125 MHz ADC USING DIRECT INTERPOLATION A 12 bit 125 MHz ADC USING DIRECT INTERPOLATION Dr R Allan Belcher University of Wales Swansea and Signal Conversion Ltd, 8 Bishops Grove, Swansea SA2 8BE Phone +44 973 553435 Fax +44 870 164 0107 E-Mail:

More information

Integrated Direct RF Sampling Front-end for VHF Avionics Systems

Integrated Direct RF Sampling Front-end for VHF Avionics Systems Integrated Direct RF Sampling Front-end for VHF Avionics Systems Omar Yeste and René Jr. Landry ICNS 2015 April, 22 April, 22 ICNS 2015 1 Outline 1. Introduction 2. Direct RF Sampling: Bandpass sampling

More information

ADC1206S040/055/ General description. 2. Features. 3. Applications. Single 12 bits ADC, up to 40 MHz, 55 MHz or 70 MHz

ADC1206S040/055/ General description. 2. Features. 3. Applications. Single 12 bits ADC, up to 40 MHz, 55 MHz or 70 MHz Rev. 03 2 July 2012 Product data sheet 1. General description The are a family of BiCMOS 12-bit Analog-to-Digital Converters (ADC) optimized for a wide range of applications such as cellular infrastructures,

More information

High-resolution ADC operation up to 19.6 GHz clock frequency

High-resolution ADC operation up to 19.6 GHz clock frequency INSTITUTE OF PHYSICS PUBLISHING Supercond. Sci. Technol. 14 (2001) 1065 1070 High-resolution ADC operation up to 19.6 GHz clock frequency SUPERCONDUCTOR SCIENCE AND TECHNOLOGY PII: S0953-2048(01)27387-4

More information

Digital Time-Interleaved ADC Mismatch Error Correction Embedded into High-Performance Digitizers

Digital Time-Interleaved ADC Mismatch Error Correction Embedded into High-Performance Digitizers Digital Time-Interleaved ADC Mismatch Error Correction Embedded into High-Performance Digitizers BY PER LÖWENBORG, PH.D., DOCENT 1 TIME-INTERLEAVED ANALOG-TO-DIGITAL CONVERTERS AND MISMATCH ERRORS Achievable

More information

Discrete Fourier Transform

Discrete Fourier Transform Discrete Fourier Transform The DFT of a block of N time samples {a n } = {a,a,a 2,,a N- } is a set of N frequency bins {A m } = {A,A,A 2,,A N- } where: N- mn A m = S a n W N n= W N e j2p/n m =,,2,,N- EECS

More information

An Introduction to Digital Radio Receivers

An Introduction to Digital Radio Receivers An Introduction to Digital Radio Receivers Adrian Nash, Phiphase Limited adrian.nash@phiphase.com www.phiphase.com Copyright 2018 Phiphase Limited 1 Topics Covered 1. An Introduction to Radio Receivers

More information

IF-Sampling Digital Beamforming with Bit-Stream Processing. Jaehun Jeong

IF-Sampling Digital Beamforming with Bit-Stream Processing. Jaehun Jeong IF-Sampling Digital Beamforming with Bit-Stream Processing by Jaehun Jeong A dissertation submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy (Electrical Engineering)

More information

10-Bit, 80Msps, Single 3.0V, Low-Power ADC with Internal Reference

10-Bit, 80Msps, Single 3.0V, Low-Power ADC with Internal Reference 19-54; Rev 3; 9/4 EALUATION KIT AAILABLE 1-Bit, 8Msps, Single 3., Low-Power General Description The 3, 1-bit analog-to-digital converter (ADC) features a fully differential input, a pipelined 1- stage

More information

Receiver Architecture

Receiver Architecture Receiver Architecture Receiver basics Channel selection why not at RF? BPF first or LNA first? Direct digitization of RF signal Receiver architectures Sub-sampling receiver noise problem Heterodyne receiver

More information

Analog and Telecommunication Electronics

Analog and Telecommunication Electronics Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics D1 - A/D/A conversion systems» Sampling, spectrum aliasing» Quantization error» SNRq vs signal type and level»

More information

High Speed System Applications

High Speed System Applications High Speed System Applications 1. High Speed Data Conversion Overview 2. Optimizing Data Converter Interfaces 3. DACs, DDSs, PLLs, and Clock Distribution 4. PC Board Layout and Design Tools Copyright 2006

More information

Acquisition Time: Refer to Figure 1 when comparing SAR, Pipeline, and Delta-Sigma converter acquisition time. Signal Noise. Data Out Pipeline ADC

Acquisition Time: Refer to Figure 1 when comparing SAR, Pipeline, and Delta-Sigma converter acquisition time. Signal Noise. Data Out Pipeline ADC Application Report SBAA147A August 2006 Revised January 2008 A Glossary of Analog-to-Digital Specifications and Performance Characteristics Bonnie Baker... Data Acquisition Products ABSTRACT This glossary

More information

Dual 10-Bit, 20Msps, 3V, Low-Power ADC with Internal Reference and Multiplexed Parallel Outputs

Dual 10-Bit, 20Msps, 3V, Low-Power ADC with Internal Reference and Multiplexed Parallel Outputs 19-2175; Rev 3; 5/11 Dual 1-Bit, 2Msps, 3V, Low-Power ADC with General Description The is a 3V, dual 1-bit analog-to-digital converter (ADC) featuring fully-differential wideband trackand-hold (T/H) inputs,

More information

SBAS303C DECEMBER 2003 REVISED MARCH 2004 SPECIFIED TEMPERATURE RANGE

SBAS303C DECEMBER 2003 REVISED MARCH 2004 SPECIFIED TEMPERATURE RANGE PACKAGE/ORDERING INFORMATION (1) PRODUCT ADS5500 PACKAGE LEAD HTQFP-64(2) PowerPAD PACKAGE DESIGNATOR SPECIFIED TEMPERATURE RANGE PACKAGE MARKING PAP 40 C to +85 C ADS5500I ORDERING NUMBER TRANSPORT MEDIA,

More information

Active Impedance Matched Dual-Polarization Phased Array Feed for the GBT

Active Impedance Matched Dual-Polarization Phased Array Feed for the GBT Active Impedance Matched Dual-Polarization Phased Array Feed for the GBT Karl F. Warnick, David Carter, Taylor Webb, Brian D. Jeffs Department of Electrical and Computer Engineering Brigham Young University,

More information

1 MSPS, Serial 14-Bit SAR ADC AD7485

1 MSPS, Serial 14-Bit SAR ADC AD7485 a FEATURES Fast Throughput Rate: 1 MSPS Wide Input Bandwidth: 4 MHz Excellent DC Accuracy Performance Flexible Serial Interface Low Power: 8 mw (Full Power) and 3 mw (NAP Mode) STANDBY Mode: A Max Single

More information

The Phased Array Feed Receiver System : Linearity, Cross coupling and Image Rejection

The Phased Array Feed Receiver System : Linearity, Cross coupling and Image Rejection The Phased Array Feed Receiver System : Linearity, Cross coupling and Image Rejection D. Anish Roshi 1,2, Robert Simon 1, Steve White 1, William Shillue 2, Richard J. Fisher 2 1 National Radio Astronomy

More information

AN-928 APPLICATION NOTE

AN-928 APPLICATION NOTE APPLICATION NOTE One Technology Way P.O. Box 906 Norwood, MA 006-906, U.S.A. Tel: 78.39.4700 Fax: 78.46.33 www.analog.com Understanding High Speed DAC Testing and Evaluation by Justin Munson SCOPE This

More information

FA 8.1: A 115mW CMOS GPS Receiver

FA 8.1: A 115mW CMOS GPS Receiver FA 8.1: A 115mW CMOS GPS Receiver D. Shaeffer, A. Shahani, S.S. Mohan, H. Samavati, H. Rategh M. Hershenson, M. Xu, C.P. Yue, D. Eddleman, and T.H. Lee Stanford University OVERVIEW GPS Overview Architecture

More information

Reference Clock Distribution for a 325MHz IF Sampling System with over 30MHz Bandwidth, 64dB SNR and 80dB SFDR

Reference Clock Distribution for a 325MHz IF Sampling System with over 30MHz Bandwidth, 64dB SNR and 80dB SFDR Reference Clock Distribution for a 325MHz IF Sampling System with over 30MHz Bandwidth, 64dB SNR and 80dB SFDR Michel Azarian Clock jitter introduced in an RF receiver through reference clock buffering

More information

ADC1006S055/ General description. 2. Features. 3. Applications. Single 10 bits ADC, up to 55 MHz or 70 MHz

ADC1006S055/ General description. 2. Features. 3. Applications. Single 10 bits ADC, up to 55 MHz or 70 MHz Rev. 03 2 July 2012 Product data sheet 1. General description The are a family of Bipolar CMOS (BiCMOS) 10-bit Analog-to-Digital Converters (ADC) optimized for a wide range of applications such as cellular

More information

RF System Aspects for SDR. A Tutorial. Dr. Ruediger Leschhorn, Rohde & Schwarz 29. November 2011

RF System Aspects for SDR. A Tutorial. Dr. Ruediger Leschhorn, Rohde & Schwarz 29. November 2011 RF System Aspects for SDR A Tutorial Dr. Ruediger Leschhorn, Rohde & Schwarz 29. November 2011 Content Radio System Some Basics Link Budget Cosite Examples Desensitization Blocking, Transmitter Noise,

More information

01/26/2015 DIGITAL INTERLEAVED PWM FOR ENVELOPE TRACKING CONVERTERS. Pallab Midya, Ph.D.

01/26/2015 DIGITAL INTERLEAVED PWM FOR ENVELOPE TRACKING CONVERTERS. Pallab Midya, Ph.D. 1 DIGITAL INTERLEAVED PWM FOR ENVELOPE TRACKING CONVERTERS Pallab Midya, Ph.D. pallab.midya@adxesearch.com ABSTRACT The bandwidth of a switched power converter is limited by Nyquist sampling theory. Further,

More information

Terahertz radar imaging for standoff personnel screening

Terahertz radar imaging for standoff personnel screening Terahertz radar imaging for standoff personnel screening European Microwave Conference, October 211 Ken Cooper Submillimeter-Wave Advanced Technology (SWAT) Team NASA Jet Propulsion Laboratory California

More information

Dual 10-Bit, 120Msps, 3.3V, Low-Power ADC with Internal Reference and Parallel Outputs

Dual 10-Bit, 120Msps, 3.3V, Low-Power ADC with Internal Reference and Parallel Outputs 19-54; Rev 1; 6/6 Dual 1-Bit, 1Msps,, Low-Power ADC General Description The is a, dual 1-bit analog-to-digital converter (ADC) featuring fully differential wideband trackand-hold (T/H) inputs, driving

More information

Direct Digital Down/Up Conversion for RF Control of Accelerating Cavities

Direct Digital Down/Up Conversion for RF Control of Accelerating Cavities Direct Digital Down/Up Conversion for RF Control of Accelerating Cavities C. Hovater, T. Allison, R. Bachimanchi, J. Musson and T. Plawski Introduction As digital receiver technology has matured, direct

More information

Receiver Design for Passive Millimeter Wave (PMMW) Imaging

Receiver Design for Passive Millimeter Wave (PMMW) Imaging Introduction Receiver Design for Passive Millimeter Wave (PMMW) Imaging Millimeter Wave Systems, LLC Passive Millimeter Wave (PMMW) sensors are used for remote sensing and security applications. They rely

More information

Tiny, 2.1mm x 1.6mm, 3Msps, Low-Power, Serial 12-Bit ADC

Tiny, 2.1mm x 1.6mm, 3Msps, Low-Power, Serial 12-Bit ADC EVALUATION KIT AVAILABLE MAX1118 General Description The MAX1118 is a tiny (2.1mm x 1.6mm), 12-bit, compact, high-speed, low-power, successive approximation analog-to-digital converter (ADC). This high-performance

More information

Spur Detection, Analysis and Removal Stable32 W.J. Riley Hamilton Technical Services

Spur Detection, Analysis and Removal Stable32 W.J. Riley Hamilton Technical Services Introduction Spur Detection, Analysis and Removal Stable32 W.J. Riley Hamilton Technical Services Stable32 Version 1.54 and higher has the capability to detect, analyze and remove discrete spectral components

More information

APPENDIX A TEST PLOTS. (Model: 15Z970)

APPENDIX A TEST PLOTS. (Model: 15Z970) APPENDIX A APPENDIX A TEST PLOTS (Model: 15Z970) APPENDIX A-Page 1 of 36 TABLE OF CONTENTS A.1 6dB BANDWIDTH MEASUREMENT... 2 A.1.1 6dB Bandwidth Result... 2 A.1.2 Measurement Plots... 3 A.2 MAXIMUM PEAK

More information

Architectures and circuits for timeinterleaved. Sandeep Gupta Teranetics, Santa Clara, CA

Architectures and circuits for timeinterleaved. Sandeep Gupta Teranetics, Santa Clara, CA Architectures and circuits for timeinterleaved ADC s Sandeep Gupta Teranetics, Santa Clara, CA Outline Introduction to time-interleaved architectures. Conventional Sampling architectures and their application

More information

12-Bit 1-channel 4 MSPS ADC

12-Bit 1-channel 4 MSPS ADC SPECIFICATION 1 FEATURES 12-Bit 1-channel 4 MSPS ADC TSMC CMOS 65 nm Resolution 12 bit Single power supplies for digital and analog parts (2.5 V) Sampling rate up to 4 MSPS Standby mode (current consumption

More information

Dual 10-Bit, 65Msps, 3V, Low-Power ADC with Internal Reference and Parallel Outputs

Dual 10-Bit, 65Msps, 3V, Low-Power ADC with Internal Reference and Parallel Outputs 19-294; Rev 1; 4/6 EALUATION KIT AAILABLE Dual 1-Bit, 65Msps, 3, Low-Power ADC General Description The is a 3, dual 1-bit analog-to-digital converter (ADC) featuring fully-differential wideband trackand-hold

More information

3 MSPS, 14-Bit SAR ADC AD7484

3 MSPS, 14-Bit SAR ADC AD7484 a FEATURES Fast Throughput Rate: 3 MSPS Wide Input Bandwidth: 40 MHz No Pipeline Delays with SAR ADC Excellent DC Accuracy Performance Two Parallel Interface Modes Low Power: 90 mw (Full Power) and.5 mw

More information

ADQ108. Datasheet. Features. Introduction. Applications. Software support. ADQ Development Kit. Ordering information

ADQ108. Datasheet. Features. Introduction. Applications. Software support. ADQ Development Kit. Ordering information ADQ18 is a single channel high speed digitizer in the ADQ V6 Digitizer family. The ADQ18 has an outstanding combination of dynamic range and unique bandwidth, which enables demanding measurements such

More information

EVALUATION KIT AVAILABLE 65Msps, 12-Bit ADC PART

EVALUATION KIT AVAILABLE 65Msps, 12-Bit ADC PART 19-3260; Rev 0; 5/04 EVALUATION KIT AVAILABLE Msps, 12-Bit ADC General Description The is a 3.3V, 12-bit analog-to-digital converter (ADC) featuring a fully differential wideband track-andhold (T/H) input,

More information

UHF RFID Reader Design

UHF RFID Reader Design IOT - Basics from the Expert EASP1 Design Case UHF RFID Reader Design Prof. Roland Küng, 2016 2004 The Big Bang of Internet of Things The Electronic Product Code (EPC) EPC provides unique* numbering scheme

More information

EV12DS460AZP Commercial and Industrial Grade Low power 12 bit 6.0GSps Digital to Analog Converter with 4/2:1 Multiplexer

EV12DS460AZP Commercial and Industrial Grade Low power 12 bit 6.0GSps Digital to Analog Converter with 4/2:1 Multiplexer Commercial and Industrial Grade Low power 2 bit 6.0GSps Digital to Analog Converter with /2: Multiplexer Datasheet DS67 MAIN FEATURES 2 bit resolution 6.0 GSps guaranteed conversion rate 7.0 GSps operation

More information

Ultra-Low-Power, 10Msps, 8-Bit ADC

Ultra-Low-Power, 10Msps, 8-Bit ADC 19-599; Rev ; 1/1 EVALUATION KIT AVAILABLE Ultra-Low-Power, 1Msps, 8-Bit ADC General Description The is an ultra-low-power, 8-bit, 1Msps analog-to-digital converter (ADC). The device features a fully differential

More information

DATASHEET HI1175. Features. Ordering Information. Applications. Pinout. 8-Bit, 20MSPS, Flash A/D Converter. FN3577 Rev 8.

DATASHEET HI1175. Features. Ordering Information. Applications. Pinout. 8-Bit, 20MSPS, Flash A/D Converter. FN3577 Rev 8. 8-Bit, 2MSPS, Flash A/D Converter Pb-Free and RoHS Compliant DATASHEET FN377 Rev 8. The HI117 is an 8-bit, analog-to-digital converter built in a 1.4 m CMOS process. The low power, low differential gain

More information

EV12DS460AMZP Military Grade Low power 12-bit 6.0GSps Digital to Analog Converter with 4/2:1 Multiplexer Datasheet DS1168

EV12DS460AMZP Military Grade Low power 12-bit 6.0GSps Digital to Analog Converter with 4/2:1 Multiplexer Datasheet DS1168 Military Grade Low power 12-bit 6.0GSps Digital to Analog Converter with /2:1 Multiplexer Datasheet DS1168 MAIN FEATURES 12-bit resolution 6.0 GSps guaranteed conversion rate 7.0 GSps operation 3 db Analog

More information

on-chip imaging spectrograph based on superconducting resonators

on-chip imaging spectrograph based on superconducting resonators on-chip imaging spectrograph based on superconducting resonators arxiv:1107.3333v1 [astro-ph.im] Akira Endo R.M.J. Janssen P.J. de Visser T.M. Klapwijk (TU Delft) J.J.A. Baselmans L. Ferrari A.M. Baryshev

More information

ADC and DAC Standards Update

ADC and DAC Standards Update ADC and DAC Standards Update Revised ADC Standard 2010 New terminology to conform to Std-1057 SNHR became SNR SNR became SINAD Added more detailed test-setup descriptions Added more appendices Reorganized

More information

ZTEC Instruments. Oscilloscope Measurement Fundamentals: Avoiding Common Pitfalls Creston Kuenzi, Applications Engineer

ZTEC Instruments. Oscilloscope Measurement Fundamentals: Avoiding Common Pitfalls Creston Kuenzi, Applications Engineer ZTEC Instruments Oscilloscope Measurement Fundamentals: Avoiding Common Pitfalls Creston Kuenzi, Applications Engineer Purpose Learn About Oscilloscope Measurement Capabilities in Order to Avoid Inaccurate

More information

24-Bit, 312 ksps, 109 db Sigma-Delta ADC with On-Chip Buffers and Serial Interface AD7764

24-Bit, 312 ksps, 109 db Sigma-Delta ADC with On-Chip Buffers and Serial Interface AD7764 24-Bit, 312 ksps, 19 db Sigma-Delta ADC with On-Chip Buffers and Serial Interface AD7764 FEATURES High performance 24-bit - ADC 115 db dynamic range at 78 khz output data rate 19 db dynamic range at 312

More information

SC5307A/SC5308A 100 khz to 6 GHz RF Downconverter. Datasheet SignalCore, Inc.

SC5307A/SC5308A 100 khz to 6 GHz RF Downconverter. Datasheet SignalCore, Inc. SC5307A/SC5308A 100 khz to 6 GHz RF Downconverter Datasheet 2017 SignalCore, Inc. support@signalcore.com P RODUCT S PECIFICATIONS Definition of Terms The following terms are used throughout this datasheet

More information

1 MHz 6 GHz RF Mixer with built in PLL Synthesizer

1 MHz 6 GHz RF Mixer with built in PLL Synthesizer Windfreak Technologies Preliminary Data Sheet v0.1a MixNV Active Mixer v1.4a $499.00US 1 MHz 6 GHz RF Mixer with built in PLL Synthesizer Features Open source Labveiw GUI software control via USB Run hardware

More information

Modern communication and measurement system designs are

Modern communication and measurement system designs are Tips, tricks, and techniques from the analog signal-path experts No. 111 Feature Article... 1-9 GHz Amplifiers...10 GSPS A/D Converters...11 Selecting Amplifiers, ADCs, and Clocks for High-Performance

More information

EVALUATION KIT AVAILABLE 40Msps, 12-Bit ADC PART. Maxim Integrated Products 1

EVALUATION KIT AVAILABLE 40Msps, 12-Bit ADC PART. Maxim Integrated Products 1 19-3259; Rev 0; 5/04 EVALUATION KIT AVAILABLE 40Msps, 12-Bit ADC General Description The is a 3.3V, 12-bit analog-to-digital converter (ADC) featuring a fully differential wideband track-andhold (T/H)

More information

PROPAGATION CHANNEL EMULATOR : ECP

PROPAGATION CHANNEL EMULATOR : ECP PROPAGATION CHANNEL EMULATOR : ECP The ECP (Propagation Channel Emulator) synthesizes the principal phenomena of propagation occurring on RF signal links between earth and space. Developed by the R&D laboratory,

More information

Beamforming for IPS and Pulsar Observations

Beamforming for IPS and Pulsar Observations Beamforming for IPS and Pulsar Observations Divya Oberoi MIT Haystack Observatory Sunrise at Mileura P. Walsh Function, Inputs and Outputs Function - combine the voltage signal from each of the 512 tiles

More information

RF Receiver Hardware Design

RF Receiver Hardware Design RF Receiver Hardware Design Bill Sward bsward@rtlogic.com February 18, 2011 Topics Customer Requirements Communication link environment Performance Parameters/Metrics Frequency Conversion Architectures

More information

The HPD DETECTOR. Michele Giunta. VLVnT Workshop "Technical Aspects of a Very Large Volume Neutrino Telescope in the Mediterranean Sea"

The HPD DETECTOR. Michele Giunta. VLVnT Workshop Technical Aspects of a Very Large Volume Neutrino Telescope in the Mediterranean Sea The HPD DETECTOR VLVnT Workshop "Technical Aspects of a Very Large Volume Neutrino Telescope in the Mediterranean Sea" In this presentation: The HPD working principles The HPD production CLUE Experiment

More information