EE247 Lecture 11. EECS 247 Lecture 11: Intro. to Data Converters & Performance Metrics 2009 H. K. Page 1. Typical Sampling Process C.T. S.D. D.T.
|
|
- Meryl Ferguson
- 5 years ago
- Views:
Transcription
1 EE247 Lecture Data converters Sampling, aliasing, reconstruction Amplitude quantization Static converter error sources Offset Full-scale error Differential non-linearity (DNL) Integral non-linearity (INL) Measuring DNL & INL Servo-loop Code density testing (histogram testing) EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page Typical Sampling Process C.T. S.D. D.T. Continuous Time Sampled Data (e.g. T/H signal) time Physical Signals Clock Discrete Time "Memory Content" EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 2
2 Discrete Time Signals A sequence of numbers (or vector) with discrete index time instants Intermediate signal values not defined (not the same as equal to zero!) Mathematically convenient, non-physical We will use the term "sampled data" for related signals that occur in real, physical interface circuits EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 3 Uniform Sampling y(kt)=y(k) t= T 2T 3T 4T 5T 6T... k= Samples spaced T seconds in time Sampling Period T Sampling Frequency f s =/T Problem: Multiple continuous time signals can yield exactly the same discrete time signal (aliasing) EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 4
3 Data Converters ADC/DACs need to sample/reconstruct to convert from continuous-time to discrete-time signals and back Purely mathematical discrete-time signals are different from "sampled-data signals" that carry information in actual circuits Question: How do we ensure that sampling/reconstruction fully preserve information? EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 5 Aliasing The frequencies f x and nf s ±f x, n integer, are indistinguishable in the discrete time domain Undesired frequency interaction and translation due to sampling is called aliasing If aliasing occurs, no signal processing operation downstream of the sampling process can recover the original continuous time signal! EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 6
4 Frequency Domain Interpretation Signal scenario before sampling Amplitude f in f s /2 Continuous Time f s 2f s.. f Signal scenario after sampling DT Amplitude.5 Discrete Time f/f s nf S ±f max signal fold back into band of interest Aliasing EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 7 Brick Wall Anti-Aliasing Filter Amplitude Filter Continuous Time f s 2f s... f Discrete Time.5 f/f s Sampling at Nyquist rate (f s =2f signal ) required brick-wall anti-aliasing filters EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 8
5 Practical Anti-Aliasing Filter Desired Signal Parasitic Tone Continuous Time Attenuation B f s /2 f s -B f s... f Discrete Time B/f s.5 f/f s Practical filter: Nonzero "transition band" In order to make this work, we need to sample faster than 2x the signal bandwidth "Oversampling" EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 9 Data Converter Classification f s > 2f max Nyquist Sampling "Nyquist Converters" Actually always slightly oversampled (e.g. CODEC f sig max =3.4kHz & ADC sampling 8kHz f s /f max =2.35) Requires anti-aliasing filtering prior to A-to-D conversion f s >> 2f max Oversampling "Oversampled Converters" Anti-alias filtering is often trivial Oversampling is also used to reduce quantization noise, see later in the course... f s < 2f max Undersampling (sub-sampling) EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page
6 Continuous Time Sub-Sampling Amplitude BP Filter f s... f Discrete Time.5 f/f s Sub-sampling sampling at a rate less than Nyquist rate aliasing For signals an intermediate frequency Not destructive! Sub-sampling can be exploited to mix a narrowband RF or IF signal down to lower frequencies EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page Nyquist Data Converter Topics Basic operation of data converters Uniform sampling and reconstruction Uniform amplitude quantization Characterization and testing Common ADC/DAC architectures Selected topics in converter design Practical implementations Compensation & calibration for analog circuit non-idealities Figures of merit and performance trends EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 2
7 Where Are We Now? Analog Input We now know how to preserve signal information in CT DT transition Analog Preprocessing A/D Conversion DSP Anti-Aliasing Filter Sampling (+Quantization)... How do we go back from DT CT? D/A Conversion Analog Postprocessing? Analog Output EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 3 Ideal Reconstruction x(k) x(t) The DSP books tell us: k = x ( t) = x( k) g( t kt ) sin(2πbt) g( t) = 2πBt Unfortunately not all that practical... EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 4
8 Zero-Order Hold Reconstruction Amplitude sampled data - after ZOH 2 3 Time [μs] How about just creating a staircase, i.e. hold each discrete time value until new information becomes available? What does this do to the frequency content of the signal? Let's analyze this in two steps... EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 5 DT CT: Infinite Zero Padding Time Domain Frequency Domain DT sequence f /f s Infinite Zero padded Interpolation: CT Signal f s.5f s 2.5f s f /f s Next step: pass the samples through a sample & hold stage (ZOH) EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 6
9 Hold Pulse T p =T s Transfer Function abs(h(f)) sin( Tπ f T p sin(π s ) H( f ) = ftp ) H ( f ) = π f T T s πft s p f /f s EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 7 ZOH Spectral Shaping Continuous Time Pulse Train Spectrum ZOH Transfer Function ("Sinc Shaping") ZOH output, Spectrum of Staircase Approximation X(k) ZOH f / f s EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 8
10 Smoothing Filter Filter out the high frequency content associated with staircase shape of the signal Order of the filter required is a function of oversampling ratio High oversampling helps reduce filter order requirement f / f s EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 9 Summary Sampling theorem f s > 2f max, usually dictates anti-aliasing filter If theorem is met, CT signal can be recovered from DT without loss of information ZOH and smoothing filter reconstruct CT signal from DT vector Oversampling helps reduce order & complexity of anti-aliasing & smoothing filters EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 2
11 Next Topic Done with "Quantization in time" Next: Quantization in amplitude Analog Input Analog Preprocessing A/D Conversion DSP D/A Conversion Analog Postprocessing Anti-Aliasing Filter Sampling (+Quantization)... D/A+ZOH Smoothing Filter Analog Output EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 2 Data Converter Performance Metrics Data Converters are typically characterized by static, time-domain, & frequency domain performance metrics : Static Offset Full-scale error Differential nonlinearity (DNL) Integral nonlinearity (INL) Monotonicity Dynamic Delay & settling time Aperture uncertainty Distortion- harmonic content Signal-to-noise ratio (SNR), Signal-to-(noise+distortion) ratio (SNDR) Idle channel noise Dynamic range & spurious-free dynamic range (SFDR) EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 22
12 Ideal ADC ("Quantizer") Accepts & analog input & generates it s digital representation Quantization step: Δ (= LSB) Full-scale input range: -.5Δ (2 N -.5)Δ E.g. N = 3 Bits V FS = -.5Δ to 7.5Δ Digital Output Code Ideal converter with infinite # of bits ADC characteristics V FS ADC Input Voltage [ Δ] EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 23 Quantization Error Quantization error Difference between analog input and digital output of the ADC converted to analog via an ideal DAC Called: Quantization error Residue Quantization noise V in ADC. Ideal DAC Residue - Σ ε q (V in ) + EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 24
13 Quantization Error For an ideal ADC: Quantization error is bounded by Δ/2 +Δ/2 for inputs within full-scale range V in ADC Model D + out ε q (V in ) Digital Output Code Quantization error [LSB] ideal converter with infinite bits ADC characteristics ADC Input Voltage [Δ] EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 25 ADC Dynamic Range Assuming quantization noise is much larger compared to circuit generated noise: D.R. Maximum Full Scale Signal Power = log Quantization Noise Power Crude assumption: Same peak/rms ratio for signal and quantization noise! D.R. Maximum Peak Full Scale = 2log Peak Quantization Noise VFS N = 2log = 2log 2 = 6. 2 N [ db ] Δ Question: What is the quantization noise power? EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 26
14 Quantization Error Assume V in is a slow ramp signal with amplitude equal to ADC full-scale V in _Ramp V FS Quantization error [LSB] Δ/2 Δ/2 Time Time Note: Ideal ADC quantization error waveform periodic and also ramp EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 27 Quantization Error Derivation Need to find the rms value for quantization error waveform: + T/2 + Δ /2k 2 2 Quantization 2 k εeq = ( k t) dt ( k t) = dt error T Δ k k = Δ 2 T/2 Δ/2k + Δ /2k 2 t dt Δ /2k 2 Δ/2 2 Δ ε Δ/2k eq = Independent of k 2 Δ Δ/2 εeq = 2 In general above equation applies if: Input signal much larger than LSB Input signal busy No signal clipping ε q =k.t Δ/2k Time EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 28
15 Quantization Error PDF Probability density function (PDF) Uniformly distributed from Δ/2 +Δ/2 provided that: Busy input Amplitude is many LSBs No overload Not Gaussian! Zero mean Variance +Δ /2 Δ / e Δ e = de= Δ 2 PDF /Δ Ref: W. R. Bennett, Spectra of quantized signals, Bell Syst. Tech. J., vol. 27, pp , July Δ/2 +Δ/2 error B. Widrow, A study of rough amplitude quantization by means of Nyquist sampling theory, IRE Trans. Circuit Theory, vol. CT-3, pp , 956. EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 29 Signal-to-Quantization Noise Ratio If certain conditions the quantization error can be viewed as being "random", and is often referred to as noise In this case, we can define a peak signal-to-quantization noise ratio, SQNR, for sinusoidal inputs: N 2 2 Δ e.g. N SQNR db 2N SQNR= = db 2 Δ 6 98 db db = 6.2N +.76 db Accurate for N>3 Real converters do not quite achieve this performance due to other sources of error: Electronic noise Deviations from the ideal quantization levels EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 3
16 Static Ideal Macro Models DAC D in V out V in ADC + ε q D out +-.5LSB ambiguity EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 3 Cascade of Data Converters q ADC DAC V in + ε V out D in DAC ADC + εq D out EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 32
17 Static Converter Errors Deviation of converter characteristics from ideal: Offset Full-scale error Differential nonlinearity DNL Integral nonlinearity INL EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 33 ADC Offset Error DAC Ref: Understanding Data Converters, Texas Instruments Application Report SLAA3, Mixed-Signal Products, 995. EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 34
18 Full-Scale Error ADC Actual full-scale point Ideal full-scale point DAC Ideal full-scale point Full-scale error Full-scale error Actual full-scale point EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 35 Offset and Full-Scale Errors Alternative specification in % Full-Scale = % * (# of LSB value)/ 2 N Gain error can be extracted from offset & full-scale error Non-trivial to build a converter with extremely good full-scale/offset specs Typically full-scale/offset error is most easily compensated by the digital pre/post-processor More critical: Linearity measures DNL, INL EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 36
19 Offset and Full-Scale Error Note: For further measurements (DNL, INL) connecting the endpoints & deriving ideal codes based on the non-ideal endpoints eliminates offset and fullscale error Digital Output Code ADC characteristics ideal converter Offset error Full-scale error ADC Input Voltage [LSB] EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 37 ADC Differential Nonlinearity DNL = deviation of code width from Δ (LSB). Endpoints connected 2. Ideal characteristics derived eliminating offset & full-scale error 3. DNL measured code width deviation from LSB Digital Output Code ADC Transfer Curve Real Ideal -.4 LSB DNL error LSB DNL error +.4 LSB DNL error ADC Input Voltage [Δ] EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 38
20 ADC Differential Nonlinearity Ideal ADC transitions point equally spaced by LSB For DNL measurement, offset and full-scale error is eliminated DNL [k] (a vector) measures the deviation of each code from its ideal width Typically, the vector for the entire code is reported If only one DNL # is presented that would be the worst case EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 39 ADC DNL DNL=- implies missing code For an ADC DNL < - not possible undefined Can show: all i DNL[i] = For a DAC possible to have DNL < - EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 4
21 DAC Differential Nonlinearity EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 4 DAC Differential Nonlinearity To find DNL for DAC Draw end-point line from st point to last Find ideal LSB size for the end-point corrected curve Find segment sizes: segment [m]=v[m]-v[m-] segment[m] V[LSB] DNL[m] = V[LSB] Unlike ADC DNL, for a DAC DNL can be <-LSB EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 42
22 Impact of DNL on Performance Same as a somewhat larger quantization error, consequently degrades SQNR How much later in the course... The term "DNL noise", usually means "additional quantization noise due to DNL" EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 43 ADC Integral Nonlinearity End-Point INL = deviation of code transition from its ideal location. Endpoints connected 2. Ideal characteristics derived eliminating offset & full-scale error (same as for DNL) 3. INL deviation of code transition from ideal is measured Digital Output Code LSB INL ADC Input Voltage [Δ] EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 44
23 ADC Integral Nonlinearity INL = deviation of code transition from its ideal location INL is also a vector INL[k] If one INL # reported Worst case INL ADC Transfer Function Output INL Max Real Ideal Most common End-point: Straight line through the endpoints is usually used as reference, i.e. offset and full scale errors are eliminated in INL calculation INL INL Max Input Ideal converter steps found for the endpoint line, then INL is measured INL Curve Digital Output EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 45 ADC Integral Nonlinearity Best-Fit INL = deviation of code transition from its ideal location Output Best-Fit A best-fit line (in the leastmean squared sense) fitted to measured data Ideal converter steps found then INL measured Real Ideal Input ADC Transfer Function INL Note: Typically INL #s smaller for best-fit compared to end-point INL Curve EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 46
24 ADC Integral Nonlinearity Best Fit versus End-Point Best-Fit A best-fit line (in the least-mean squared sense) Ideal converter steps is found then INL is measured Digital Output Code /2 LSB INL +/2 LSB INL Best Fit End-point INL max =LSB Best-fit INL max =+-/2LSB ADC Input Voltage [Δ] EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 47 ADC Integral Nonlinearity Can derive INL by: - Construct uniform staircase between st and last transition INL for each code: T[m] T[ideal] INL[m] = W[ideal] 2- Can show m INL[m] = i= DNL[i] INL is found by computing the cumulative sum of DNL EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 48
25 ADC Differential & Integral Nonlinearity Example m INL[m] = i= DNL[i] Code # - DNL [LSB] INL [LSB] - Notice: INL[] undefined INL[]= INL[2 N -]= EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 49 DNL [LSB] INL [LSB] ADC Differential & Integral Nonlinearity Example Max. DNL -.5 Max. - INL Code # Code # INL [LSB] - EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page DNL [LSB]
26 Can derive INL by: Connect end points Find ideal output values INL for each code: DAC Integral Nonlinearity V[m] V[ideal] INL[m] = V[LSB] 2- Can show m INL[m] = i= DNL[i] INL is found by computing the cumulative sum of DNL EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 5 DAC Integral Nonlinearity EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 52
27 DAC DNL and INL * Ref: Understanding Data Converters, Texas Instruments Application Report SLAA3, Mixed-Signal Products, 995. EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 53 Example: INL & DNL Large INL & Small DNL Smooth variations in transfer curve Small DNL Large DNL & Small INL Abrupt variations in transfer curve Large DNL EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 54
28 Non-Monotonic DAC segment[m] V[LSB] DNL[m] = V[LSB] segment[4] V[LSB] DNL[4] = V[LSB].5 = =. 5[ LSB] 2.5 DNL[5] = =.5[LSB] DNL< -LSB for a DAC Non-monotonicity When can non-monotonicity cause major problems? Analog Output [LSB] Digital Input EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 55 Non-Monotonic ADC Code associated with two transition levels! For non-monotonic ADC DNL not nonmonotonic steps Digital Output Analog input Δ 2Δ 3Δ 4Δ 5Δ 6Δ 7Δ EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 56
29 How to measure DNL/INL? DAC: Simply apply digital codes and use a good voltmeter to measure corresponding analog output ADC Not as simple as DAC need to find "decision levels", i.e. input voltages at all code boundaries One way: Adjust voltage source to find exact code trip points "code boundary servo" More versatile: Histogram testing Apply a signal with known amplitude distribution and analyze digital code distribution at ADC output EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 57 Code Boundary Servo Input Digital Code A A<B Digital Comp. B A B i C R 2 ADC Input V REF f S ADC Under Test C 2 i 2 ADC Output EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 58
30 Code Boundary Servo i and i2 are small, and C is large (dv=it/c), so the ADC analog input moves a small fraction of an LSB (e.g..lsb) each sampling period For a code input of, the ADC analog input settles to the code boundary shown ADC Digital Output Δ 2Δ 3Δ 4Δ 5Δ 6Δ 7Δ ADC Analog Input EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 59 Input Digital Code Code Boundary Servo A A<B Digital Comp. B A B i i 2 C ADC Output R 2 C 2 Good DVM V REF f S ADC EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 6
31 Code Boundary Servo A very good digital voltmeter (DVM) measures the analog input voltage corresponding to the desired code boundary DVMs have some interesting properties They can have very high resolutions (8½ decimal digit meters are inexpensive) To achieve stable readings, DVMs average voltage measurements over multiple 6Hz ac line cycles to filter out pickup in the measurement loop EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 6 Code Boundary Servo ADCs of all kinds are notorious for kicking back high-frequency, signal-dependent glitches to their analog inputs R 2 Good DVM V REF f S ADC A magnified view of an analog input glitch follows C 2 EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 62
32 Code Boundary Servo Just before the input is sampled and conversion starts, the analog input is pretty quiet As the converter begins to quantize the signal, it kicks back charge analog input start of conversion /f S time EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 63 Code Boundary Servo The difference between what the ADC measures and what the DVM measures is not ADC INL, it s error in the INL measurement analog input DVM measures the average input including the glitch How do we control this error? ADC converts this voltage /f S time EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 64
33 Code Boundary Servo A large C 2 reduces the effect of kick-back At the expense of longer measurement time R 2 Good DVM V REF f S ADC C 2 EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 65 Histogram Testing Code boundary measurements are slow Long testing time Histogram testing Quantize input with known pdf (e.g. ramp or sinusoid) Measure output pdf Derive INL and DNL from deviation of measured pdf from expected result EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 66
34 Histogram Test Setup V REF f S Ramp V REF ADC PC Time Slow (wrt conversion time) linear ramp applied to ADC DNL derived directly from total number of occurrences of each the output of the ADC EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 67 A/D Histogram Test Using Ramp Signal Example: ADC sampling rate: f s =khz T s =μsec Digital Output ADC Input/Output LSB =mv For.LSB measurement resolution: n = samples/code Analog input Ramp duration per code: =xμsec=msec Ramp slope: mv/msec n.t s Time Ramp EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 68
35 A/D Histogram Test Using Ramp Signal Example: Ramp slope: mv/msec LSB =mv Each ADC code msec f s =khz T s =μsec Digital Output ADC Input/Output Analog input n = samples/code n/f s Ramp Time # of Samples Per code Digital Output EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 69 Ramp Histogram Example: Ideal 3-Bit ADC Digital Output Code ADC characteristics ideal converter Code Count ADC Input Voltage [Δ] ADC output code EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 7
36 Ramp Histogram Example: Real 3-Bit ADC Including Non-Idealities 7 ADC characteristics ideal converter 2 8 Digital Output Code LSB DNL +.4 LSB INL Code Count LSB DNL ADC Input Voltage [Δ] ADC output code EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 7 Example: 3 Bit ADC DNL Extracted from Histogram - Remove Over-range bins ( and full-scale) 2- Compute average count/bin (6/6= in this case) Code Count, End bins removed ADC output code EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 72
37 Example: 3 Bit ADC Process of Extracting from Histogram 3- Normalize: - Divide histogram by average count/bin ideal bins have exactly the average count, which, after normalization, would be Normalized Code Count Non-ideal bins would have.2 a normalized value greater of smaller than ADC output code EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 73 Example: 3 Bit ADC DNL Extracted from Histogram 4- Subtract from the normalized code count 5- Result DNL (+-.4LSB in this case) DNL = Counts / Mean(Counts) ADC output code EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 74
38 Example: 3-Bit ADC Static Characteristics Extracted from Histogram DNL histogram used to reconstruct the exact converter characteristic (having measured only the histogram) Width of all codes derived from measured DNL (Code=DNL + LSB) INL (deviation from a straight line through the end points)- is found Digital Output Reconstructed ADC Transfer Characteristic ADC Input Voltage EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 75 Example: 3 Bit ADC DNL & INL Extracted from Histogram Digital Output Code ADC characteristics Ideal converter -.4 LSB DNL +.4 LSB INL +.4 LSB DNL ADC Input Voltage [Δ] DNL [LSB] INL [LSB] Digital Output Code EECS 247 Lecture : Intro. to Data Converters & Performance Metrics 29 H. K. Page 76
Data Converter Topics. Suggested Reference Texts
Data Converter Topics Basic Operation of Data Converters Uniform sampling and reconstruction Uniform amplitude quantization Characterization and Testing Common ADC/DAC Architectures Selected Topics in
More informationEE247 Lecture 12. Midterm exam Tues. Oct. 23rd
EE Lecture Administrative issues Midterm exam Tues. Oct. rd o You can only bring one 8x paper with your own written notes (please do not photocopy) o No books, class notes or any other kind of handouts/notes,
More informationEE247 Lecture 11. Example: Switched-capacitor filters in CODEC integrated circuits. Switched-capacitor filter design summary
EE47 Lecture 11 Filters (continued) Example: Switched-capacitor filters in CODEC integrated circuits Switched-capacitor filter design summary Comparison of various filter topologies New Topic: Data Converters
More informationAmplitude Quantization
Amplitude Quantization Amplitude quantization Quantization noise Static ADC performance measures Offset Gain INL DNL ADC Testing Code boundary servo Histogram testing EECS Lecture : Amplitude Quantization
More informationEE247 Lecture 12. EE247 Lecture 12
EE47 Lecture Administrative issues Midterm exam Oct. 9th. o You can only bring one 8x paper with notes o No books, class handouts, calculators, computers, cell phones... Final exam date in process of changingfeedback
More informationSummary Last Lecture
EE247 Lecture 3 Data Converters Static testing (continued).. Histogram testing Dynamic tests Spectral testing Reveals ADC errors associated with dynamic behavior i.e. ADC performance as a function of frequency
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 5: Data Conversion ADC Background/Theory Examples Background Physical systems are typically analogue To apply digital signal processing, the analogue signal
More informationLecture 9, ANIK. Data converters 1
Lecture 9, ANIK Data converters 1 What did we do last time? Noise and distortion Understanding the simplest circuit noise Understanding some of the sources of distortion 502 of 530 What will we do today?
More informationESE 531: Digital Signal Processing
ESE 531: Digital Signal Processing Lec 11: February 20, 2018 Data Converters, Noise Shaping Lecture Outline! Review: Multi-Rate Filter Banks " Quadrature Mirror Filters! Data Converters " Anti-aliasing
More information! Multi-Rate Filter Banks (con t) ! Data Converters. " Anti-aliasing " ADC. " Practical DAC. ! Noise Shaping
Lecture Outline ESE 531: Digital Signal Processing! (con t)! Data Converters Lec 11: February 16th, 2017 Data Converters, Noise Shaping " Anti-aliasing " ADC " Quantization "! Noise Shaping 2! Use filter
More informationEE247 Lecture 12. EECS 247 Lecture 12: Data Converters- Testing 2010 H. K. Page 1
Digital Output Code EE247 Lecture 2 Data Converters Data converter testing (continued) Measuring DNL & INL Servo-loop Code density testing (histogram testing) Dynamic tests Spectral testing Reveals ADC
More informationLecture #6: Analog-to-Digital Converter
Lecture #6: Analog-to-Digital Converter All electrical signals in the real world are analog, and their waveforms are continuous in time. Since most signal processing is done digitally in discrete time,
More informationESE 531: Digital Signal Processing
ESE 531: Digital Signal Processing Lec 12: February 21st, 2017 Data Converters, Noise Shaping (con t) Lecture Outline! Data Converters " Anti-aliasing " ADC " Quantization " Practical DAC! Noise Shaping
More informationSummary Last Lecture
Interleaved ADCs EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations
More informationData Converters. Specifications for Data Converters. Overview. Testing and characterization. Conditions of operation
Data Converters Overview Specifications for Data Converters Pietro Andreani Dept. of Electrical and Information Technology Lund University, Sweden Conditions of operation Type of converter Converter specifications
More informationLecture Outline. ESE 531: Digital Signal Processing. Anti-Aliasing Filter with ADC ADC. Oversampled ADC. Oversampled ADC
Lecture Outline ESE 531: Digital Signal Processing Lec 12: February 21st, 2017 Data Converters, Noise Shaping (con t)! Data Converters " Anti-aliasing " ADC " Quantization "! Noise Shaping 2 Anti-Aliasing
More informationAnalog-to-Digital Converters
EE47 Lecture 3 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationThe Case for Oversampling
EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationSummary Last Lecture
EE47 Lecture 5 Pipelined ADCs (continued) How many bits per stage? Algorithmic ADCs utilizing pipeline structure Advanced background calibration techniques Oversampled ADCs Why oversampling? Pulse-count
More informationData Converter Fundamentals
IsLab Analog Integrated Circuit Design Basic-25 Data Converter Fundamentals כ Kyungpook National University IsLab Analog Integrated Circuit Design Basic-1 A/D Converters in Signal Processing Signal Sources
More informationEE247 Lecture 14. To avoid having EE247 & EE 142 or EE290C midterms on the same day, EE247 midterm moved from Oct. 20 th to Thurs. Oct.
Administrative issues EE247 Lecture 14 To avoid having EE247 & EE 142 or EE29C midterms on the same day, EE247 midterm moved from Oct. 2 th to Thurs. Oct. 27 th Homework # 4 due on Thurs. Oct. 2 th H.K.
More informationCHAPTER. delta-sigma modulators 1.0
CHAPTER 1 CHAPTER Conventional delta-sigma modulators 1.0 This Chapter presents the traditional first- and second-order DSM. The main sources for non-ideal operation are described together with some commonly
More informationThe Real World is Analog ADC are necessary to convert the real world signals (analog) into the digital form for easy processing. Digital Processing
Data Converters The Real World is Analog ADC are necessary to convert the real world signals (analog) into the digital form for easy processing ADC Digital Processing (Computer, DSP...) DAC Real World:
More informationAnalog to Digital Conversion
Analog to Digital Conversion Florian Erdinger Lehrstuhl für Schaltungstechnik und Simulation Technische Informatik der Uni Heidelberg VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg
More informationThe Fundamentals of Mixed Signal Testing
The Fundamentals of Mixed Signal Testing Course Information The Fundamentals of Mixed Signal Testing course is designed to provide the foundation of knowledge that is required for testing modern mixed
More informationThe need for Data Converters
The need for Data Converters ANALOG SIGNAL (Speech, Images, Sensors, Radar, etc.) PRE-PROCESSING (Filtering and analog to digital conversion) DIGITAL PROCESSOR (Microprocessor) POST-PROCESSING (Digital
More informationFundamentals of Data Converters. DAVID KRESS Director of Technical Marketing
Fundamentals of Data Converters DAVID KRESS Director of Technical Marketing 9/14/2016 Analog to Electronic Signal Processing Sensor (INPUT) Amp Converter Digital Processor Actuator (OUTPUT) Amp Converter
More informationLab.3. Tutorial : (draft) Introduction to CODECs
Lab.3. Tutorial : (draft) Introduction to CODECs Fig. Basic digital signal processing system Definition A codec is a device or computer program capable of encoding or decoding a digital data stream or
More informationNew Features of IEEE Std Digitizing Waveform Recorders
New Features of IEEE Std 1057-2007 Digitizing Waveform Recorders William B. Boyer 1, Thomas E. Linnenbrink 2, Jerome Blair 3, 1 Chair, Subcommittee on Digital Waveform Recorders Sandia National Laboratories
More informationTUTORIAL 283 INL/DNL Measurements for High-Speed Analog-to- Digital Converters (ADCs)
Maxim > Design Support > Technical Documents > Tutorials > A/D and D/A Conversion/Sampling Circuits > APP 283 Maxim > Design Support > Technical Documents > Tutorials > High-Speed Signal Processing > APP
More informationADC and DAC Standards Update
ADC and DAC Standards Update Revised ADC Standard 2010 New terminology to conform to Std-1057 SNHR became SNR SNR became SINAD Added more detailed test-setup descriptions Added more appendices Reorganized
More informationTelecommunication Electronics
Politecnico di Torino ICT School Telecommunication Electronics C5 - Special A/D converters» Logarithmic conversion» Approximation, A and µ laws» Differential converters» Oversampling, noise shaping Logarithmic
More informationTesting A/D Converters A Practical Approach
Testing A/D Converters A Practical Approach Mixed Signal The seminar entitled Testing Analog-to-Digital Converters A Practical Approach is a one-day information intensive course, designed to address the
More informationII Year (04 Semester) EE6403 Discrete Time Systems and Signal Processing
Class Subject Code Subject II Year (04 Semester) EE6403 Discrete Time Systems and Signal Processing 1.CONTENT LIST: Introduction to Unit I - Signals and Systems 2. SKILLS ADDRESSED: Listening 3. OBJECTIVE
More informationEE247 Lecture 24. EE247 Lecture 24
EE247 Lecture 24 Administrative EE247 Final exam: Date: Wed. Dec. 15 th Time: -12:30pm-3:30pm- Location: 289 Cory Closed book/course notes No calculators/cell phones/pdas/computers Bring one 8x11 paper
More informationAnalyzing A/D and D/A converters
Analyzing A/D and D/A converters 2013. 10. 21. Pálfi Vilmos 1 Contents 1 Signals 3 1.1 Periodic signals 3 1.2 Sampling 4 1.2.1 Discrete Fourier transform... 4 1.2.2 Spectrum of sampled signals... 5 1.2.3
More informationBased with permission on lectures by John Getty Laboratory Electronics II (PHSX262) Spring 2011 Lecture 9 Page 1
Today 3// Lecture 9 Analog Digital Conversion Sampled Data Acquisition Systems Discrete Sampling and Nyquist Digital to Analog Conversion Analog to Digital Conversion Homework Study for Exam next week
More informationThe Importance of Data Converter Static Specifications Don't Lose Sight of the Basics! by Walt Kester
TUTORIAL The Importance of Data Converter Static Specifications Don't Lose Sight of the Basics! INTRODUCTION by Walt Kester In the 1950s and 1960s, dc performance specifications such as integral nonlinearity,
More informationEE 230 Lecture 39. Data Converters. Time and Amplitude Quantization
EE 230 Lecture 39 Data Converters Time and Amplitude Quantization Review from Last Time: Time Quantization How often must a signal be sampled so that enough information about the original signal is available
More informationEE247 Lecture 22. Figures of merit (FOM) and trends for ADCs How to use/not use FOM. EECS 247 Lecture 22: Data Converters 2004 H. K.
EE247 Lecture 22 Pipelined ADCs Combining the bits Stage implementation Circuits Noise budgeting Figures of merit (FOM) and trends for ADCs How to use/not use FOM Oversampled ADCs EECS 247 Lecture 22:
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics D5 - Special A/D converters» Differential converters» Oversampling, noise shaping» Logarithmic conversion» Approximation, A and
More informationAnalog-to-Digital Converter Survey & Analysis. Bob Walden. (310) Update: July 16,1999
Analog-to-Digital Converter Survey & Analysis Update: July 16,1999 References: 1. R.H. Walden, Analog-to-digital converter survey and analysis, IEEE Journal on Selected Areas in Communications, vol. 17,
More informationDAC & ADC Testing Fundamental
DAC & ADC Testing Fundamental Outline Specifications of DAC Specifications of ADC Test methodology Static specification Histogram method Transfer (and compare) method Dynamic specification FFT Polynomial
More informationFUNDAMENTALS OF ANALOG TO DIGITAL CONVERTERS: PART I.1
FUNDAMENTALS OF ANALOG TO DIGITAL CONVERTERS: PART I.1 Many of these slides were provided by Dr. Sebastian Hoyos January 2019 Texas A&M University 1 Spring, 2019 Outline Fundamentals of Analog-to-Digital
More informationAdvantages of Analog Representation. Varies continuously, like the property being measured. Represents continuous values. See Figure 12.
Analog Signals Signals that vary continuously throughout a defined range. Representative of many physical quantities, such as temperature and velocity. Usually a voltage or current level. Digital Signals
More informationCMPT 318: Lecture 4 Fundamentals of Digital Audio, Discrete-Time Signals
CMPT 318: Lecture 4 Fundamentals of Digital Audio, Discrete-Time Signals Tamara Smyth, tamaras@cs.sfu.ca School of Computing Science, Simon Fraser University January 16, 2006 1 Continuous vs. Discrete
More informationContinuous vs. Discrete signals. Sampling. Analog to Digital Conversion. CMPT 368: Lecture 4 Fundamentals of Digital Audio, Discrete-Time Signals
Continuous vs. Discrete signals CMPT 368: Lecture 4 Fundamentals of Digital Audio, Discrete-Time Signals Tamara Smyth, tamaras@cs.sfu.ca School of Computing Science, Simon Fraser University January 22,
More informationEE247 Lecture 15. EE247 Lecture 15
EE47 Lecture 5 Administrative issues Midterm exam postponed to Tues. Oct. 8th o You can only bring one 8x paper with your own written notes (please do not photocopy) o No books, class or any other kind
More informationChapter 2: Digitization of Sound
Chapter 2: Digitization of Sound Acoustics pressure waves are converted to electrical signals by use of a microphone. The output signal from the microphone is an analog signal, i.e., a continuous-valued
More informationANALOG-TO-DIGITAL CONVERTERS
ANALOG-TO-DIGITAL CONVERTERS Definition An analog-to-digital converter is a device which converts continuous signals to discrete digital numbers. Basics An analog-to-digital converter (abbreviated ADC,
More informationAnalog and Telecommunication Electronics
Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics D1 - A/D/A conversion systems» Sampling, spectrum aliasing» Quantization error» SNRq vs signal type and level»
More informationLaboratory Manual 2, MSPS. High-Level System Design
No Rev Date Repo Page 0002 A 2011-09-07 MSPS 1 of 16 Title High-Level System Design File MSPS_0002_LM_matlabSystem_A.odt Type EX -- Laboratory Manual 2, Area MSPS ES : docs : courses : msps Created Per
More informationDiscrete Fourier Transform
Discrete Fourier Transform The DFT of a block of N time samples {a n } = {a,a,a 2,,a N- } is a set of N frequency bins {A m } = {A,A,A 2,,A N- } where: N- mn A m = S a n W N n= W N e j2p/n m =,,2,,N- EECS
More informationMusic 270a: Fundamentals of Digital Audio and Discrete-Time Signals
Music 270a: Fundamentals of Digital Audio and Discrete-Time Signals Tamara Smyth, trsmyth@ucsd.edu Department of Music, University of California, San Diego October 3, 2016 1 Continuous vs. Discrete signals
More informationIslamic University of Gaza. Faculty of Engineering Electrical Engineering Department Spring-2011
Islamic University of Gaza Faculty of Engineering Electrical Engineering Department Spring-2011 DSP Laboratory (EELE 4110) Lab#4 Sampling and Quantization OBJECTIVES: When you have completed this assignment,
More information6 Sampling. Sampling. The principles of sampling, especially the benefits of coherent sampling
Note: Printed Manuals 6 are not in Color Objectives This chapter explains the following: The principles of sampling, especially the benefits of coherent sampling How to apply sampling principles in a test
More informationDigital Processing of Continuous-Time Signals
Chapter 4 Digital Processing of Continuous-Time Signals 清大電機系林嘉文 cwlin@ee.nthu.edu.tw 03-5731152 Original PowerPoint slides prepared by S. K. Mitra 4-1-1 Digital Processing of Continuous-Time Signals Digital
More informationEE247 Lecture 26. This lecture is taped on Wed. Nov. 28 th due to conflict of regular class hours with a meeting
EE47 Lecture 6 This lecture is taped on Wed. Nov. 8 th due to conflict of regular class hours with a meeting Any questions regarding this lecture could be discussed during regular office hours or in class
More informationSECTION 4 HIGH SPEED SAMPLING AND HIGH SPEED ADCs, Walt Kester
SECTION 4 HIGH SPEED SAMPLING AND HIGH SPEED ADCs, Walt Kester INTRODUCTION High speed ADCs are used in a wide variety of real-time DSP signal-processing applications, replacing systems that used analog
More informationMaxim > Design Support > Technical Documents > Tutorials > A/D and D/A Conversion/Sampling Circuits > APP 748
Maxim > Design Support > Technical Documents > Tutorials > A/D and D/A Conversion/Sampling Circuits > APP 748 Keywords: ADC, INL, DNL, root-sum-square, DC performance, static performance, AC performance,
More informationDigital Processing of
Chapter 4 Digital Processing of Continuous-Time Signals 清大電機系林嘉文 cwlin@ee.nthu.edu.tw 03-5731152 Original PowerPoint slides prepared by S. K. Mitra 4-1-1 Digital Processing of Continuous-Time Signals Digital
More informationIn The Name of Almighty. Lec. 2: Sampling
In The Name of Almighty Lec. 2: Sampling Lecturer: Hooman Farkhani Department of Electrical Engineering Islamic Azad University of Najafabad Feb. 2016. Email: H_farkhani@yahoo.com A/D and D/A Conversion
More informationAnalog to Digital Converters Testing
Analog to Digital Converters Testing António Manuel da Cruz Serra Department of Electrical Engineering and Computers, Instituto Superior Técnico / Instituto de Telecomunicações, Technical University of
More informationEE247 Lecture 11. Switched-Capacitor Filters (continued) Effect of non-idealities Bilinear switched-capacitor filters Filter design summary
EE247 Lecture 11 Switched-Capacitor Filters (continued) Effect of non-idealities Bilinear switched-capacitor filters Filter design summary Comparison of various filter topologies Data Converters EECS 247
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Final Exam EECS 247 H. Khorramabadi Tues., Dec. 14, 2010 FALL 2010 Name: SID: Total number of
More informationElectronics A/D and D/A converters
Electronics A/D and D/A converters Prof. Márta Rencz, Gábor Takács, Dr. György Bognár, Dr. Péter G. Szabó BME DED December 1, 2014 1 / 26 Introduction The world is analog, signal processing nowadays is
More informationAdministrative. No office hour on Thurs. this week Instead, office hour 3 to 4pm on Wed.
Administrative No office hour on Thurs. this week Instead, office hour 3 to 4pm on Wed. EECS 247 Lecture 2 Nyquist Rate ADC: Architecture & Design 27 H.K. Page EE247 Lecture 2 ADC Converters Sampling (continued)
More informationChapter-2 SAMPLING PROCESS
Chapter-2 SAMPLING PROCESS SAMPLING: A message signal may originate from a digital or analog source. If the message signal is analog in nature, then it has to be converted into digital form before it can
More informationAPPLICATION NOTE. Atmel AVR127: Understanding ADC Parameters. Atmel 8-bit Microcontroller. Features. Introduction
APPLICATION NOTE Atmel AVR127: Understanding ADC Parameters Atmel 8-bit Microcontroller Features Getting introduced to ADC concepts Understanding various ADC parameters Understanding the effect of ADC
More informationEE 435. Lecture 32. DAC Design. Parasitic Capacitances. The String DAC
EE 435 Lecture 32 DAC Design The String DAC Parasitic Capacitances . eview from last lecture. DFT Simulation from Matlab . eview from last lecture. Summary of time and amplitude quantization assessment
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative EE247 Final exam: Date: Mon. Dec. 18 th Time: 12:30pm-3:30pm Location: 241 Cory Hall Extra office hours: Thurs. Dec. 14 th, 10:30am-12pm Closed book/course notes No calculators/cell
More informationChapter 7. Introduction. Analog Signal and Discrete Time Series. Sampling, Digital Devices, and Data Acquisition
Chapter 7 Sampling, Digital Devices, and Data Acquisition Material from Theory and Design for Mechanical Measurements; Figliola, Third Edition Introduction Integrating analog electrical transducers with
More informationAnalog and Telecommunication Electronics
Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics D6 - High speed A/D converters» Spectral performance analysis» Undersampling techniques» Sampling jitter» Interleaving
More informationHideo Okawara s Mixed Signal Lecture Series. DSP-Based Testing Fundamentals 6 Spectrum Analysis -- FFT
Hideo Okawara s Mixed Signal Lecture Series DSP-Based Testing Fundamentals 6 Spectrum Analysis -- FFT Verigy Japan October 008 Preface to the Series ADC and DAC are the most typical mixed signal devices.
More informationAnalogue Interfacing. What is a signal? Continuous vs. Discrete Time. Continuous time signals
Analogue Interfacing What is a signal? Signal: Function of one or more independent variable(s) such as space or time Examples include images and speech Continuous vs. Discrete Time Continuous time signals
More informationA 12 bit 125 MHz ADC USING DIRECT INTERPOLATION
A 12 bit 125 MHz ADC USING DIRECT INTERPOLATION Dr R Allan Belcher University of Wales Swansea and Signal Conversion Ltd, 8 Bishops Grove, Swansea SA2 8BE Phone +44 973 553435 Fax +44 870 164 0107 E-Mail:
More informationEE247 Lecture 16. EECS 247 Lecture 16: Data Converters- DAC Design & Intro. to ADCs 2009 Page 1
EE47 Lecture 6 D/A Converters (continued) Self calibration techniques Current copiers (last lecture) Dynamic element matching DAC reconstruction filter ADC Converters Sampling Sampling switch considerations
More informationAdvanced Digital Signal Processing Part 2: Digital Processing of Continuous-Time Signals
Advanced Digital Signal Processing Part 2: Digital Processing of Continuous-Time Signals Gerhard Schmidt Christian-Albrechts-Universität zu Kiel Faculty of Engineering Institute of Electrical Engineering
More informationSummary of Last Lecture
EE47 Lecture 7 DAC Converters (continued) Dynamic element matching DAC reconstruction filter ADC Converters Sampling Sampling switch considerations Thermal noise due to switch resistance Sampling switch
More informationEEE 309 Communication Theory
EEE 309 Communication Theory Semester: January 2016 Dr. Md. Farhad Hossain Associate Professor Department of EEE, BUET Email: mfarhadhossain@eee.buet.ac.bd Office: ECE 331, ECE Building Part 05 Pulse Code
More informationSIGMA-DELTA CONVERTER
SIGMA-DELTA CONVERTER (1995: Pacífico R. Concetti Western A. Geophysical-Argentina) The Sigma-Delta A/D Converter is not new in electronic engineering since it has been previously used as part of many
More informationUnderstanding Data Converters SLAA013 July 1995
Understanding Data Converters SLAA03 July 995 Printed on Recycled Paper IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product
More informationSummary Last Lecture
EE247 Lecture 23 Converters Techniques to reduce flash complexity Interpolating (continued) Folding Multi-Step s Two-Step flash Pipelined s EECS 247 Lecture 23: Data Converters 26 H.K. Page 1 Summary Last
More informationAPPLICATION NOTE 3942 Optimize the Buffer Amplifier/ADC Connection
Maxim > Design Support > Technical Documents > Application Notes > Communications Circuits > APP 3942 Maxim > Design Support > Technical Documents > Application Notes > High-Speed Interconnect > APP 3942
More information10. Chapter: A/D and D/A converter principles
Punčochář, Mohylová: TELO, Chapter 10: A/D and D/A converter principles 1 10. Chapter: A/D and D/A converter principles Time of study: 6 hours Goals: the student should be able to define basic principles
More informationANALOGUE AND DIGITAL COMMUNICATION
ANALOGUE AND DIGITAL COMMUNICATION Syed M. Zafi S. Shah Umair M. Qureshi Lecture xxx: Analogue to Digital Conversion Topics Pulse Modulation Systems Advantages & Disadvantages Pulse Code Modulation Pulse
More informationCT111 Introduction to Communication Systems Lecture 9: Digital Communications
CT111 Introduction to Communication Systems Lecture 9: Digital Communications Yash M. Vasavada Associate Professor, DA-IICT, Gandhinagar 31st January 2018 Yash M. Vasavada (DA-IICT) CT111: Intro to Comm.
More informationEE482: Digital Signal Processing Applications
Professor Brendan Morris, SEB 3216, brendan.morris@unlv.edu EE482: Digital Signal Processing Applications Spring 2014 TTh 14:30-15:45 CBC C222 Lecture 01 Introduction 14/01/21 http://www.ee.unlv.edu/~b1morris/ee482/
More informationTones. EECS 247 Lecture 21: Oversampled ADC Implementation 2002 B. Boser 1. 1/512 1/16-1/64 b1. 1/10 1 1/4 1/4 1/8 k1z -1 1-z -1 I1. k2z -1.
Tones 5 th order Σ modulator DC inputs Tones Dither kt/c noise EECS 47 Lecture : Oversampled ADC Implementation B. Boser 5 th Order Modulator /5 /6-/64 b b b b X / /4 /4 /8 kz - -z - I kz - -z - I k3z
More informationLecture Schedule: Week Date Lecture Title
http://elec3004.org Sampling & More 2014 School of Information Technology and Electrical Engineering at The University of Queensland Lecture Schedule: Week Date Lecture Title 1 2-Mar Introduction 3-Mar
More informationSummary Last Lecture
EE247 Lecture 23 Converters Techniques to reduce flash complexity Interpolating (continued) Folding Multi-Step s Two-Step flash Pipelined s EECS 247 Lecture 23: Data Converters 26 H.K. Page Summary Last
More informationEnhancing Analog Signal Generation by Digital Channel Using Pulse-Width Modulation
Enhancing Analog Signal Generation by Digital Channel Using Pulse-Width Modulation Angelo Zucchetti Advantest angelo.zucchetti@advantest.com Introduction Presented in this article is a technique for generating
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative Project submission: Project reports due Dec. 5th Please make an appointment with the instructor for a 15minute meeting on Monday Dec. 8 th Prepare to give a 3 to 7 minute
More informationNPTEL. VLSI Data Conversion Circuits - Video course. Electronics & Communication Engineering.
NPTEL Syllabus VLSI Data Conversion Circuits - Video course COURSE OUTLINE This course covers the analysis and design of CMOS Analog-to-Digital and Digital-to-Analog Converters,with about 7 design assigments.
More informationPipeline vs. Sigma Delta ADC for Communications Applications
Pipeline vs. Sigma Delta ADC for Communications Applications Noel O Riordan, Mixed-Signal IP Group, S3 Semiconductors noel.oriordan@s3group.com Introduction The Analog-to-Digital Converter (ADC) is a key
More informationMeasuring and generating signals with ADC's and DAC's
Measuring and generating signals with ADC's and DAC's 1) Terms used Full Scale Range, Least Significant Bit (LSB), Resolution, Linearity, Accuracy, Gain Error, Offset, Monotonicity, Conversion time, Settling
More informationEE247 Lecture 14. EE247 Lecture 14
EE47 Lecture 14 Administrative issues Midterm exam postponed to Thurs. Nov. 5th o You can only bring one 8x11 paper with your own written notes (please do not photocopy) o No books, class or any other
More informationDesign and Implementation of a Sigma Delta ADC By: Moslem Rashidi, March 2009
Design and Implementation of a Sigma Delta ADC By: Moslem Rashidi, March 2009 Introduction The first thing in design an ADC is select architecture of ADC that is depend on parameters like bandwidth, resolution,
More informationELT Receiver Architectures and Signal Processing Fall Mandatory homework exercises
ELT-44006 Receiver Architectures and Signal Processing Fall 2014 1 Mandatory homework exercises - Individual solutions to be returned to Markku Renfors by email or in paper format. - Solutions are expected
More informationData Conversion Techniques (DAT115)
Data Conversion Techniques (DAT115) Hand in Report Second Order Sigma Delta Modulator with Interleaving Scheme Group 14N Remzi Yagiz Mungan, Christoffer Holmström [ 1 20 ] Contents 1. Task Description...
More information