Summary Last Lecture
|
|
- Emerald Barber
- 6 years ago
- Views:
Transcription
1 EE247 Lecture 23 Converters Techniques to reduce flash complexity Interpolating (continued) Folding Multi-Step s Two-Step flash Pipelined s EECS 247 Lecture 23: Data Converters 26 H.K. Page Summary Last Lecture Converters Comparator design (continued) Comparator architecture examples Techniques to reduce flash complexity Interpolating (to be continued) EECS 247 Lecture 23: Data Converters 26 H.K. Page 2
2 Interpolation Idea Reduce number of preamps & instead interpolate between preamp outputs Reduced number of preamps Reduced input capacitance Reduced area, power dissipation Same number of latches (2 B -) Important side-benefit Decreased sensitivity to preamp offset Improved DNL EECS 247 Lecture 23: Data Converters 26 H.K. Page 3 Preamp Output Vin A 2 Preamp Output Vin /Δ Vref Vref2 A 2 A Vref2 Vref Zero crossings (to be detected by latches) at = = Δ 2 = 2 Δ A EECS 247 Lecture 23: Data Converters 26 H.K. Page 4
3 Differential Preamp Output Preamp Output A A A 2 -A 2 A -A A A Vin / Δ Differential output = = Δ 2 = 2 Δ Note: Additional crossing of A &-A 2 (A 2 &-A ) A A 2 cross zero at: 2 =.5*(2) Δ=.5Δ EECS 247 Lecture 23: Data Converters 26 H.K. Page 5 Interpolation in Flash Vin A 2 Half as many reference voltages and preamps Interpolation factor:x2 A Example: For bit straight Flash need 2 B =24 preamps compared 2 B- =52 for x2 interpolation Compare A2& -A Comparator output is sign of AA2 Possible to accomplish higher interpolation factor Interpolation at the output of preamps EECS 247 Lecture 23: Data Converters 26 H.K. Page 6
4 Vin Interpolation in Flash Preamp Output Interpolation A 2 A. Z Z Z Z. V o 2 V o.5 = (V o V o 2 )/2 V o Interpolate between two consecutive output via impedance Z Choices of Z:. Resistors (Kimura) 2. Capacitors (Kusumoto) 3. Current mode (Roovers) Ref: H. Kimura et al, A -b 3-MHz Interpolated-Parallel A/D Converter, JSSC, pp , April 993 K. Kusumoto et al, "A -b 2-MHz 3-mW pipelined interpolating CMOS," JSSC, pp.2-26, December 993. R. Roovers et al, "A 75 Ms/s, 6 b, 6 mw, 3.3 V CMOS A/D converter," JSSC, pp , July 996. EECS 247 Lecture 23: Data Converters 26 H.K. Page 7 Higher Order Resistive Interpolation Resistors produce additional levels With 4 resistors per side, the interpolation factor M=8 (M ratio of latches/preamps) Ref: H. Kimura et al, A -b 3-MHz Interpolated-Parallel A/D Converter, JSSC April 993, pp EECS 247 Lecture 23: Data Converters 26 H.K. Page 8
5 DNL Improvement Preamp offset distributed over M resistively interpolated voltages: Impact on DNL divided by M Latch offset divided by gain of preamp Use large preamp gain Next: Investigate how large preamp gain can be Ref: H. Kimura et al, A -b 3-MHz Interpolated-Parallel A/D Converter, JSSC April 993, pp EECS 247 Lecture 23: Data Converters 26 H.K. Page 9 Preamp Input Range Preamp Output A A Linear region of transfer curve not overlapping A 2 -A 2 A -A.5 A A Vin / Δ If linear region of preamp transfer curve do not overlap Dead-zone in the interpolated transfer curve! Results in error Linear consecutive preamp input ranges must overlap i.e. range > Δ Sets upper bound on preamp gain <V DD / Δ EECS 247 Lecture 23: Data Converters 26 H.K. Page
6 Interpolated-Parallel -bit overall resolution: 7-bit flash (27 preamps and 28 resistors) & x8 interpolation Ref: H. Kimura et al, A -b 3-MHz Interpolated-Parallel A/D Converter, JSSC April 993, pp EECS 247 Lecture 23: Data Converters 26 H.K. Page Measured Performance (73) Low input capacitance Ref: H. Kimura et al, A -b 3-MHz Interpolated-Parallel A/D Converter, JSSC April 993, pp EECS 247 Lecture 23: Data Converters 26 H.K. Page 2
7 Interpolation Summary Consecutive preamp transfer curve need to have overlap Limits gain of preamp to ~V DD /Δ The added impedance at the output of the preamp typically reduces the bandwidth and affects the maximum achievable frequencies DNL due to preamp offset reduces by interpolation factor M Interpolation reduces # of preamps and thus reduces input C- however, the # of required latches the same as straight Flash Use folding to reduce the # of latches EECS 247 Lecture 23: Data Converters 26 H.K. Page 3 Folding Converter V IN MSB LSB L O G I C Digital Output Folding Circuit Two s operating in parallel MSB Folder LSB Significantly fewer comparators than flash Fast Typically, nonidealities in folder limit resolution to ~Bits EECS 247 Lecture 23: Data Converters 26 H.K. Page 4
8 Example: Folding Factor of 4 Folding factor number of folds MSB bits V out Folder maps input to smaller range MSB determines which fold input is in LSB determines position within fold Logic circuit combines LSB and MSB results To LSB Quantizer V FS /2 V FS EECS 247 Lecture 23: Data Converters 26 H.K. Page 5 Example: Folding Factor of 4 V out How are folds generated? Fold V out = Fold 2 V out = - V FS /2 Fold 3 V out = -V FS /2 Fold 4 V out = - V FS Note: Sign change every other fold reference shift V FS /2 V FS EECS 247 Lecture 23: Data Converters 26 H.K. Page 6
9 R V DD -Vo Generating Folds via Source-Couple Pairs R2 M M2 Vref M3 M4 Vref2 M5 M6 Vref3 M7 M8 Vref4 IS IS IS IS Vref < Vref2 < Vref3 < Vref4 As Vin changes, only one of M, M3, M5, M7 is on depending on the input level EECS 247 Lecture 23: Data Converters 26 H.K. Page 7 CMOS Folder Output Folder Output Error (Ideal-Real).5 Ideal Folder CMOS Folder /Δ CMOS folder transfer curve max. min. portions: Rounded Accurate at zero-crossings In fact, most folding s do not use the folds, but only the zero-crossings! EECS 247 Lecture 23: Data Converters 26 H.K. Page 8
10 Parallel Folders Using Only Zero-Crossings Folder 4 Comparator 3/4 * Δ Folder 3 Comparator 2/4 * Δ Folder 2 Comparator Logic LSB bits (to be combined with MSB bits) /4 * Δ Folder Comparator /4 * Δ EECS 247 Lecture 23: Data Converters 26 H.K. Page 9 Parallel Folder Outputs Folder Output F F2 F3 F Vin /Δ 4 folders with 4 folds each 6 zero crossings 4 LSB bits Higher resolution More folders Large complexity Interpolation EECS 247 Lecture 23: Data Converters 26 H.K. Page 2
11 Folding & Interpolation Folder 4 3/4 * Δ Folder 3 2/4 * Δ Folder 2 /4 * Δ Fine Flash E N C O D E R Folder /4 * Δ EECS 247 Lecture 23: Data Converters 26 H.K. Page 2 Folder / Interpolator Output Example:4 Folders 4 Resistive Interpolator per Stage Folder / Interpolator Output F F2 I I2 I Vin / Δ Note: Output of two folders corresponding interpolator only shown EECS 247 Lecture 23: Data Converters 26 H.K. Page 22
12 Folder / Interpolator Output Example:2 Folders 8 Resistive Interpolator per Stage Folder / Interpolator Output F F2 I I2 I Vin / Δ Non-linear distortion Interpolate only between closely spaced folds to avoid nonlinear distortion EECS 247 Lecture 23: Data Converters 26 H.K. Page 23 A 7-MS/s -mw 8-b CMOS Folding and Interpolating A/D Converter Ref: B. Nauta and G. Venes, JSSC Dec 985, pp EECS 247 Lecture 23: Data Converters 26 H.K. Page 24
13 A 7-MS/s -mw 8-b CMOS Folding and Interpolating A/D Converter Note: Total of 4 comparators compared to 2 8 -= 255 for straight flash EECS 247 Lecture 23: Data Converters 26 H.K. Page 25 A 7-MS/s -mw 8-b CMOS Folding and Interpolating A/D Converter Ref: B. Nauta and G. Venes, JSSC Dec 985, pp EECS 247 Lecture 23: Data Converters 26 H.K. Page 26
14 Time Interleaved Converters Example: 4 s operating in parallel at sampling frequency f s Each converts on one of the 4 possible clock phases Overall sampling frequency= 4f s Note T/H has to operate at 4f s! Extremely fast: Typically, limited by speed of T/H Accuracy limited by mismatch in individual s (timing, offset, gain, ) V IN 4f s T/H f s f s T/4 f s 2T/4 f s 3T/4 Output Combiner Digital Output EECS 247 Lecture 23: Data Converters 26 H.K. Page 27 Two-Step (22) Example 2-bit 2-bit??? D out = ε q "Missing voltage" or "residue" ( -ε q ) Idea: Use second to quantize and add -ε q ε q [LSB] D out Input [LSB] Using only one : output contains large quantization error -.5 EECS 247 Lecture 23: Data Converters 26 H.K. Page 28
15 Two Stage Example 2-bit Coarse 2-bit DAC - 2-bit -ε q Fine -ε q ε q2 D out = ε q -ε q ε q2 Use DAC to compute missing voltage Add quantized representation of missing voltage Why does this help? How about ε q2? EECS 247 Lecture 23: Data Converters 26 H.K. Page 29 Two Step (22) Flash 4-bit Straight Flash Ideal 2-step Flash EECS 247 Lecture 23: Data Converters 26 H.K. Page 3
16 Two Stage Example ε q /2 2 2 Second Fine First Coarse Fine is re-used 2 2 times Fine 's full scale range needs to span only LSB of coarse quantizer Vref 2 Vref ε q2 = = EECS 247 Lecture 23: Data Converters 26 H.K. Page 3 Two-Stage (22) Transfer Function D out Coarse Bits (MSB) Fine Bits (LSB) EECS 247 Lecture 23: Data Converters 26 H.K. Page 32
17 Residue or Multi-Step Type Issues Vin coarse (B-Bit) DAC (B2-Bit) Residue Fine (optional) (K-Bit) Bit Combiner (BB2)-Bit Operation: Coarse determines MSBs DAC converts the coarse output to analog- Residue is found by subtracting ( -V DAC ) Fine converts the residue and determines the LSBs Bits are combined in digital domain Issue:. Fine has to have precision in the order of overall /2LSB 2. Speed penalty Need at least clock cycle per extra series stage to resolve one sample EECS 247 Lecture 23: Data Converters 26 H.K. Page 33 Solution to Issue () 2-bit Coarse 2-bit DAC - G=2 -ε B q 2-bit Fine -ε q ε q2 D out = ε q -ε q ε q2 Accuracy needed for fine relaxed by introducing inter-stage gain Example: By adding gain of x(g=2 B =4) prior to fine in (22)bit case, precision required for fine is reduced to 2-bit only! Additional advantage- coarse and fine can be identical stages EECS 247 Lecture 23: Data Converters 26 H.K. Page 34
18 Solution to Issue (2) 2-bit Coarse 2-bit DAC - T/H(G=2 B ) -ε q Fine T/H 2-bit D out = ε q -ε q ε q2 Conversion time significantly decreased by employing T/H between stages All stages busy at all times operation concurrent During one clock cycle coarse & fine s operate concurrently: First stage samples/converts/generates residue of input signal sample # n While 2 nd samples/converts residue associated with sample # n- EECS 247 Lecture 23: Data Converters 26 H.K. Page 35 Pipelined A/D Converters Ideal operation Errors and correction Redundancy Digital calibration Implementation Practical circuits Stage scaling EECS 247 Lecture 23: Data Converters 26 H.K. Page 36
19 Pipeline Block Diagram Stage B Bits Stage 2 B 2 Bits V res2 Stage k B k Bits MSB......LSB Align and Combine Data Digital output (B B 2... B k ) Bits Idea: Cascade several low resolution stages to obtain high overall resolution (e.g. bit can be built with series of s each -bit only!) Each stage performs coarse A/D conversion and computes its quantization error, or "residue All stages operate concurrently EECS 247 Lecture 23: Data Converters 26 H.K. Page 37 Pipeline Characteristics Number of components (stages) grows linearly with resolution Pipelining Trading latency for conversion speed Latency may be an issue in e.g. control systems Throughput limited by speed of one stage Fast Versatile: 8...6bits,...2MS/s Many analog circuit non-idealities can be corrected digitally EECS 247 Lecture 23: Data Converters 26 H.K. Page 38
20 Pipeline Concurrent Stage Operation φ φ 2 acquire convert Stage B Bits convert acquire Stage 2 B 2 Bits Stage k B k Bits CLK φ φ 2 Align and Combine Data Digital output (B B 2... B k )Bits Stages operate on the input signal like a shift register New output data every clock cycle, but each stage introduces at least ½ clock cycle latency EECS 247 Lecture 23: Data Converters 26 H.K. Page 39 Pipeline Latency Note: One conversion per clock cycle & 7 clock cycle latency [Analog Devices, AD 9226 Data Sheet] EECS 247 Lecture 23: Data Converters 26 H.K. Page 4
21 φ φ 2 Pipeline Data Alignment acquire convert convert acquire Stage B Bits Stage 2 B 2 Bits Stage k B k Bits CLK φ φ 2 D out CLK CLK CLK Digital shift register aligns sub-conversion results in time EECS 247 Lecture 23: Data Converters 26 H.K. Page 4 Cascading More Stages Vref /2 B /2 (BB2) /2 (BB2B3) B bits B 2 bits B 3 bits DAC - LSB of last stage becomes very small Impractical to generate several All stages need to have full precision EECS 247 Lecture 23: Data Converters 26 H.K. Page 42
22 Pipeline Inter-Stage Gain Elements B bits 2 B B 2 bits 2 B2 2 B3 B 3 bits DAC - Practical pipelines by adding inter-stage gain use single Precision requirements decrease down the pipe Advantageous for noise, matching (later) EECS 247 Lecture 23: Data Converters 26 H.K. Page 43 Complete Pipeline Stage - ε q -G Vres B-bit D B-bit DAC Residue Plot E.g.: B=2 G=2 2 =4 V res EECS 247 Lecture 23: Data Converters 26 H.K. Page 44
23 Pipeline Errors We cannot build perfect s, DACs and gain elements How can we tolerate/correct errors? Let's first look at sub- errors Assumptions: Ideal DAC, ideal gain elements, only nonideality due to sub- comparator offset EECS 247 Lecture 23: Data Converters 26 H.K. Page 45 Pipeline Model, ε q V res2 V res(n-) - G - G - 2 G n- ε q2 ε q(n-) D D 2 D (n-) D n ε qn D out /G d /G d2 /G d(n-) G ε G D V q2 2 out = in, εq G d G d G d2 ε G... G G ε q(n ) (n ) qn n 2 n dj d(n ) j= j= G dj EECS 247 Lecture 23: Data Converters 26 H.K. Page 46
24 Pipeline Model If the "Analog" and "Digital" gain/loss is precisely matched: εqn Dout = Vin, n G j j= n = B D. R. 2log 2 n G j j= n B Bn = log 2 G j j= EECS 247 Lecture 23: Data Converters 26 H.K. Page 47 Pipeline Observations The aggregate resolution is independent of sub- resolution Effective stage resolution B j =log 2 (G j ) Overall conversion error does not (directly) depend on sub- errors! Only error term in D out contains quantization error associated with the last stage So why do we care about sub- errors? Go back to two stage example EECS 247 Lecture 23: Data Converters 26 H.K. Page 48
25 Pipeline Sub- Errors, B bits qn out = Vin, n G j j= D D out = V in, ε ε G q2 Vref ε q2 Grows outside ½ LSB bounds EECS 247 Lecture 23: Data Converters 26 H.K. Page 49 Ideal 2-Stage Pipelined Pipeline Sub- Errors 2-Stage Pipelined with Coarse Comp. Offset EECS 247 Lecture 23: Data Converters 26 H.K. Page 5
26 Pipeline st -Stage Comparator Offset Problem: exceeds 2 nd pipeline stage overload range V res2 Overall Transfer Curve First stage Levels: (Levels normalized to LSB) Ideal comparator threshold: -,, Comparator threshold including offset: -,.3, Missing Code! EECS 247 Lecture 23: Data Converters 26 H.K. Page 5 Pipeline Three Ways to Deal with Errors All involve "sub- redundancy Redundancy in stage that produces errors Choose gain for 2 nd stage < 2 B Higher resolution sub- Redundancy in succeeding stage(s) EECS 247 Lecture 23: Data Converters 26 H.K. Page 52
27 () Inter-Stage Gain Following st stage < 2 B, B bits Choose G slightly less than 2 B Effective stage resolution becomes noninteger B eff =log 2 G ε q2 Ref: A. Karanicolas et. al., JSSC 2/993 EECS 247 Lecture 23: Data Converters 26 H.K. Page 53 Correction Through Redundancy enlarged residuum still within input range of next stage V res2 Overall Transfer Curve If G=2 instead of 4 Only Bit resolution from first stage (3-Bit total) No overall error! EECS 247 Lecture 23: Data Converters 26 H.K. Page 54
28 (2) Higher Resolution Sub-, B bits Keep G =2 B (e.g. keep G =4) Add extra decision levels in sub- (e.g. add extra bit to st stage) E.g. B =B eff ε q2 Ref: Singer et. al., VSLI996 EECS 247 Lecture 23: Data Converters 26 H.K. Page 55 (3) Over-Range Accommodation Through Increase in Following Stage Resolution, B bits No redundancy in stage with errors Add extra decision levels in succeeding stage ε q2 Ref: Opris et. al., JSSC 2/998 EECS 247 Lecture 23: Data Converters 26 H.K. Page 56
29 Redundancy The preceding analysis applies to any stage in an an n-stage pipeline Can always perceive a multi-stage pipelined as a single stage backend B bits B 2 bits B 3 bits B 4 bits B bits B 2 B 3 B 4 bits EECS 247 Lecture 23: Data Converters 26 H.K. Page 57 Redundancy In literature, sub- redundancy schemes are often called "digital correction" a misnomer! No error correction takes place We can tolerate sub- errors as long as: The residues stay "within the box", or Another stage downstream "returns the residue to within the box" before it reaches last quantizer Let's calculate tolerable errors for popular ".5 bits/stage" topology EECS 247 Lecture 23: Data Converters 26 H.K. Page 58
30 .5 Bits/Stage Example Comparators placed strategically to minimize overhead G=2 B eff =log 2 G=log 2 2= /8 B=log 2 (2)= Ref: Lewis et. al., JSSC 3/992 EECS 247 Lecture 23: Data Converters 26 H.K. Page 59 3-Stage.5-bps Pipelined V res3 V res2 Overall Transfer Curve All three stages Comparator with offset Overall transfer curve No missing codes Some DNL error Ref: S. Lewis et al, A -b 2-MS/s Analog-to-Digital Converter, J. Solid-State Circ., pp. 35-8, March 992 EECS 247 Lecture 23: Data Converters 26 H.K. Page 6
31 Inter-Stage Amplifier Offset V os DAC - V os G V res -V os D Input referred converter offset usually no problem Equivalent sub- offset - accommodated through adequate redundancy EECS 247 Lecture 23: Data Converters 26 H.K. Page 6 Gain Stage Errors, ε q V res V res2 V res(n-) - G δ - G - 2 G n- ε q2 ε q(n-) D D 2 D (n-) D n ε qn D out /(G d δ ) /G d2 /G d(n-) D G = V ε G out in, q d δ δ ε G ε G ε G G G q2 2 q( n ) ( n ) qn... n 2 n d d2 d( n ) G dj Gdj j= j= Small amount of gain error can be tolerated EECS 247 Lecture 23: Data Converters 26 H.K. Page 62
32 Interstage Gain Error First Stage Residue (Gain Error) Converter Transfer Function (Gain Error) Vres Dout.5.5 Vin.5.5 Vin Dout(ideal) - Dout Transfer Function Error(Gain Error) Vin EECS 247 Lecture 23: Data Converters 26 H.K. Page 63 Gain Errors Gain error can be compensated in digital domain "Digital Calibration" Problem: Need to measure/calibrate digital correction coefficient Example: Calibrate -bit first stage Objective: Measure G in digital domain EECS 247 Lecture 23: Data Converters 26 H.K. Page 64
33 Model G V in 2 V res = G ( V V ) in DAC GV in V V DAC DAC ( D = ) = ( D = ) = V ref / 2 EECS 247 Lecture 23: Data Converters 26 H.K. Page 65 Calibration Step = const. - G () Backend D back () -bit D M U X -bit DAC V () res D () back = G = G ( Vin Vref / 2) ( V V / 2) in V ref ref store EECS 247 Lecture 23: Data Converters 26 H.K. Page 66
34 Calibration Step 2 = const. - G (2) Backend D back (2) -bit D M U X -bit DAC V (2) res D (2) back = G = G ( Vin ) ( V ) in V ref store EECS 247 Lecture 23: Data Converters 26 H.K. Page 67 Calibration Evaluate D D D () back (2) back () back = G = G D (2) back ( V V / 2) in ( V ) in V V ref ref ref = G 2 EECS 247 Lecture 23: Data Converters 26 H.K. Page 68
35 Accuracy Bootstrapping, ε q V res2 V res(n-) - G - G - 2 G n- ε q2 ε q(n-) D D 2 D (n-) D n ε qn D out /G d /G d2 /G d(n-) D G ε G G = q2 2 q( n ) ( n ) qn out Vin, ε q... n 2 n Gd Gd Gd 2 Gd ( n ) G dj Gdj j= j= Highest sensitivity to gain errors in front-end stages ε ε EECS 247 Lecture 23: Data Converters 26 H.K. Page 69 "Accuracy Bootstrapping" Direction of Calibration Sufficiently Accurate Stage Stage 2 Stage 3 Stage k B n bits Calibration in opposite direction... Ref: A. N. Karanicolas et al. "A 5-b -Msample/s digitally self-calibrated pipeline," IEEE J. Of Solid-State Circuits, pp. 27-5, Dec. 993 E. G. Soenen et al., "An architecture and an algorithm for fully digital correction of monolithic pipelined s," TCAS II, pp , March 995 L. Singer et al., "A 2 b 65 MSample/s CMOS with 82 db SFDR at 2 MHz," ISSCC 2, Digest of Tech. Papers., pp EECS 247 Lecture 23: Data Converters 26 H.K. Page 7
36 DAC Errors - G Backend B -bit B -bit DAC D D out /G - ε DAC D back Can be corrected digitally as well Same calibration concept as gain errors EECS 247 Lecture 23: Data Converters 26 H.K. Page 7 DAC Calibration Step = const. - G Backend B -bit D M U X B -bit DAC ε DAC () D out /G D back ε DAC () equivalent to offset - ignore EECS 247 Lecture 23: Data Converters 26 H.K. Page 72
37 DAC Calibration Step B = const. - G Backend B -bit D M U X B -bit DAC ε DAC (...2 B -) D out /G...2 B - Cal. Register - D back Stepping through DAC codes...2 B - yields all incremental correction values EECS 247 Lecture 23: Data Converters 26 H.K. Page 73 Calibration Hardware Digital is "free" and easier to build than precise analog circuits... Ref: E. G. Soenen et al., "An architecture and an algorithm for fully digital correction of monolithic pipelined s," TCAS II, pp , March 995 EECS 247 Lecture 23: Data Converters 26 H.K. Page 74
Summary Last Lecture
EE247 Lecture 23 Converters Techniques to reduce flash complexity Interpolating (continued) Folding Multi-Step s Two-Step flash Pipelined s EECS 247 Lecture 23: Data Converters 26 H.K. Page 1 Summary Last
More informationEE247 Lecture 22. Techniques to reduce flash ADC complexity (continued) Multi-Step ADCs
EE247 Lecture 22 Converters Techniques to reduce flash complexity (continued) MultiStep s TwoStep flash Pipelined s Effect of sub, subac, gain stage nonidealities on overall performance Error correction
More informationLecture 21. Analog-to-Digital Converters (continued) Residue Type ADCs
Lecture 21 Analogtoigital Converters (continued) Residue Type s Twotep flash Pipelined s Concept and basics of the architecture Effect of building block nonidealities on overall performance ub ubac ain
More informationEE247 Lecture 23. EECS 247 Lecture 23 Pipelined ADCs 2008 H.K. Page 1. Pipeline ADC Block Diagram DAC ADC. V res2. Stage 2 B 2.
EE247 Lecture 23 Pipelined ADCs (continued) Effect gain stage, sub-dac non-idealities on overall ADC performance Digital calibration (continued) Correction for inter-stage gain nonlinearity Implementation
More informationEE247 Lecture 20. Comparator architecture examples Flash ADC sources of error Sparkle code Meta-stability
EE247 Lecture 2 ADC Converters ADC architectures (continued) Comparator architectures Latched comparators Latched comparators incorporating preamplifier Sample-data comparators Offset cancellation Comparator
More informationEE247 Lecture 22. Figures of merit (FOM) and trends for ADCs How to use/not use FOM. EECS 247 Lecture 22: Data Converters 2004 H. K.
EE247 Lecture 22 Pipelined ADCs Combining the bits Stage implementation Circuits Noise budgeting Figures of merit (FOM) and trends for ADCs How to use/not use FOM Oversampled ADCs EECS 247 Lecture 22:
More informationEE247 Lecture 23. Advanced calibration techniques. Compensating inter-stage amplifier non-linearity Calibration via parallel & slow ADC
EE247 Lecture 23 Pipelined ADCs Combining the bits Stage implementation Circuits Noise budgeting Advanced calibration techniques Compensating inter-stage amplifier non-linearity Calibration via parallel
More informationAnother way to implement a folding ADC
Another way to implement a folding ADC J. Van Valburg and R. van de Plassche, An 8-b 650 MHz Folding ADC, IEEE JSSC, vol 27, #12, pp. 1662-6, Dec 1992 Coupled Differential Pair J. Van Valburg and R. van
More informationMixed-Signal-Electronics
1 Mixed-Signal-Electronics PD Dr.-Ing. Stephan Henzler 2 Chapter 6 Nyquist Rate Analog-to-Digital Converters 3 Pipelined ADC 2 4 High-Speed ADC: Pipeline Processing Stephan Henzler Advanced Integrated
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Final Exam EECS 247 H. Khorramabadi Tues., Dec. 14, 2010 FALL 2010 Name: SID: Total number of
More informationCONTINUOUS DIGITAL CALIBRATION OF PIPELINED A/D CONVERTERS
CONTINUOUS DIGITAL CALIBRATION OF PIPELINED A/D CONVERTERS By Alma Delić-Ibukić B.S. University of Maine, 2002 A THESIS Submitted in Partial Fulfillment of the Requirements for the Degree of Master of
More informationEE247 Midterm Exam Statistics
EE247 Lecture 22 Pipelined ADCs (continued) Effect gain stage, sub-dac non-idealities on overall ADC performance Digital calibration (continued) Correction for inter-stage gain nonlinearity Implementation
More informationCMOS High Speed A/D Converter Architectures
CHAPTER 3 CMOS High Speed A/D Converter Architectures 3.1 Introduction In the previous chapter, basic key functions are examined with special emphasis on the power dissipation associated with its implementation.
More informationDesign of Pipeline Analog to Digital Converter
Design of Pipeline Analog to Digital Converter Vivek Tripathi, Chandrajit Debnath, Rakesh Malik STMicroelectronics The pipeline analog-to-digital converter (ADC) architecture is the most popular topology
More informationAnalysis of the system level design of a 1.5 bit/stage pipeline ADC 1 Amit Kumar Tripathi, 2 Rishi Singhal, 3 Anurag Verma
014 Fourth International Conference on Advanced Computing & Communication Technologies Analysis of the system level design of a 1.5 bit/stage pipeline ADC 1 Amit Kumar Tripathi, Rishi Singhal, 3 Anurag
More informationTuesday, March 1st, 9:15 11:00. Snorre Aunet Nanoelectronics group Department of Informatics University of Oslo.
Nyquist Analog to Digital it Converters Tuesday, March 1st, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo 3.1 Introduction 3.1.1 DAC applications
More informationCMOS ADC & DAC Principles
CMOS ADC & DAC Principles Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 201 Table of contents Definitions Digital-to-analog converters Resistive Capacitive
More informationMEDIUM SPEED ANALOG-DIGITAL CONVERTERS
CMOS Analog IC Design Page 10.7-1 10.7 - MEDIUM SPEED ANALOG-DIGITAL CONVERTERS INTRODUCTION Successive Approximation Algorithm: 1.) Start with the MSB bit and work toward the LSB bit. 2.) Guess the MSB
More informationA 14b 40Msample/s Pipelined ADC with DFCA
A 14b 40Msample/s Pipelined ADC with DFCA Paul Yu, Shereef Shehata, Ashutosh Joharapurkar, Pankaj Chugh, Alex Bugeja, Xiaohong Du, Sung-Ung Kwak, Yiannis Papantonopoulos, Turker Kuyel Texas Instruments,
More informationSummary of Last Lecture
EE247 Lecture 2 ADC Converters (continued) Successive approximation ADCs (continued) Flash ADC Flash ADC sources of error Sparkle code Meta-stability Comparator design EECS 247 Lecture 2: Data Converters
More informationOptimizing the Stage Resolution of a 10-Bit, 50 Ms/Sec Pipelined A/D Converter & Its Impact on Speed, Power, Area, and Linearity
Circuits and Systems, 202, 3, 66-75 http://dx.doi.org/0.4236/cs.202.32022 Published Online April 202 (http://www.scirp.org/journal/cs) Optimizing the Stage Resolution of a 0-Bit, 50 Ms/Sec Pipelined A/D
More informationIndex terms: Analog to Digital conversion, capacitor sharing, high speed OPAMP-sharing pipelined analog to digital convertor, Low power.
Pipeline ADC using Switched Capacitor Sharing Technique with 2.5 V, 10-bit Ankit Jain Dept. of Electronics and Communication, Indore Institute of Science & Technology, Indore, India Abstract: This paper
More informationMixed-Signal-Electronics
1 Mixed-Signal-Electronics PD Dr.-Ing. Stephan Henzler 2 Chapter 6 Nyquist Rate Analog-to-Digital Converters 3 Analog-to-Digital Converter Families Architecture Variant Speed Precision Counting Operation
More informationCAPACITOR mismatch is a major source of missing codes
1626 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 7, JULY 2008 An 11-Bit 45 MS/s Pipelined ADC With Rapid Calibration of DAC Errors in a Multibit Pipeline Stage Imran Ahmed, Student Member, IEEE,
More informationPipelined Analog-to-Digital Converters
Department of Electrical and Computer Engineering Pipelined Analog-to-Digital Converters Vishal Saxena Vishal Saxena -1- Multi-Step A/D Conversion Basics Vishal Saxena -2-2 Motivation for Multi-Step Converters
More informationAnalog to Digital Conversion
Analog to Digital Conversion Florian Erdinger Lehrstuhl für Schaltungstechnik und Simulation Technische Informatik der Uni Heidelberg VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg
More informationA new structure of substage in pipelined analog-to-digital converters
February 2009, 16(1): 86 90 www.sciencedirect.com/science/journal/10058885 The Journal of China Universities of Posts and Telecommunications www.buptjournal.cn/xben new structure of substage in pipelined
More informationAsynchronous SAR ADC: Past, Present and Beyond. Mike Shuo-Wei Chen University of Southern California MWSCAS 2014
Asynchronous SAR ADC: Past, Present and Beyond Mike Shuo-Wei Chen University of Southern California MWSCAS 2014 1 Roles of ADCs Responsibility of ADC is increasing more BW, more dynamic range Potentially
More informationAdministrative. No office hour on Thurs. this week Instead, office hour 3 to 4pm on Wed.
Administrative No office hour on Thurs. this week Instead, office hour 3 to 4pm on Wed. EECS 247 Lecture 2 Nyquist Rate ADC: Architecture & Design 27 H.K. Page EE247 Lecture 2 ADC Converters Sampling (continued)
More informationHigh-speed ADC techniques - overview and scaling issues - Vladimir Stojanovic
High-speed ADC techniques - overview and scaling issues - Vladimir Stojanovic Outline High-Speed ADC applications Basic ADC performance metrics Architectures overview ADCs in 90s Limiting factors Conclusion
More informationISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4
ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4 25.4 A 1.8V 14b 10MS/s Pipelined ADC in 0.18µm CMOS with 99dB SFDR Yun Chiu, Paul R. Gray, Borivoje Nikolic University of California, Berkeley,
More informationA 80Ms/sec 10bit PIPELINED ADC Using 1.5Bit Stages And Built-in Digital Error Correction Logic
A 80Ms/sec 10bit PIPELINED ADC Using 1.5Bit Stages And Built-in Digital Error Correction Logic Abstract P.Prasad Rao 1 and Prof.K.Lal Kishore 2, 1 Research Scholar, JNTU-Hyderabad prasadrao_hod@yahoo.co.in
More informationDesign of Analog Integrated Systems (ECE 615) Outline
Design of Analog Integrated Systems (ECE 615) Lecture 9 SAR and Cyclic (Algorithmic) Analog-to-Digital Converters Ayman H. Ismail Integrated Circuits Laboratory Ain Shams University Cairo, Egypt ayman.hassan@eng.asu.edu.eg
More informationOptimizing the Number of Bits/Stage in 10-Bit, 50Ms/Sec Pipelined A/D Converter Considering Area, Speed, Power and Linearity
Optimizing the Number of Bits/Stage in 10-Bit, 50Ms/Sec Pipelined /D Converter Considering rea, Speed, Power and Linearity P. Prasad Rao, K. Lal Kishore bstract Pipeline DCs are becoming popular at high
More informationOptimizing the Number of Bits/Stage in 10-Bit, 50Ms/Sec Pipelined A/D Converter Considering Area, Speed, Power and Linearity
Optimizing the Number of Bits/Stage in 10-Bit, 50Ms/Sec Pipelined /D Converter Considering rea, Speed, Power and Linearity P. Prasad Rao, K. Lal Kishore bstract Pipeline DCs are becoming popular at high
More informationAnalog-to-Digital i Converters
CSE 577 Spring 2011 Analog-to-Digital i Converters Jaehyun Lim, Kyusun Choi Department t of Computer Science and Engineering i The Pennsylvania State University ADC Glossary DNL (differential nonlinearity)
More informationA Digitally Enhanced 1.8-V 15-b 40- Msample/s CMOS Pipelined ADC
A Digitally Enhanced.8-V 5-b 4- Msample/s CMOS d ADC Eric Siragusa and Ian Galton University of California San Diego Now with Analog Devices San Diego California Outline Conventional PADC Example Digitally
More informationLec. 8: Subranging/Two-step ADCs
In The Name of Almighty Lec. 8: Subranging/Two-step ADCs Lecturer: Hooman Farkhani Department of Electrical Engineering Islamic Azad University of Najafabad Feb. 2016. Email: H_farkhani@yahoo.com General
More informationSUCCESSIVE approximation register (SAR) analog-todigital
426 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 62, NO. 5, MAY 2015 A Novel Hybrid Radix-/Radix-2 SAR ADC With Fast Convergence and Low Hardware Complexity Manzur Rahman, Arindam
More informationIMPLEMENTING THE 10-BIT, 50MS/SEC PIPELINED ADC
98 CHAPTER 5 IMPLEMENTING THE 0-BIT, 50MS/SEC PIPELINED ADC 99 5.0 INTRODUCTION This chapter is devoted to describe the implementation of a 0-bit, 50MS/sec pipelined ADC with different stage resolutions
More informationSummary of Last Lecture
EE47 Lecture 7 DAC Converters (continued) Dynamic element matching DAC reconstruction filter ADC Converters Sampling Sampling switch considerations Thermal noise due to switch resistance Sampling switch
More informationFlash ADC (Part-I) Architecture & Challenges
project synopsis In The Name of Almighty Lec. 4: Flash ADC (PartI) Architecture & Challenges Lecturer: Samaneh Babayan Integrated Circuit Lab. Department of Computer Science & Engineering ImamReza University
More informationThe need for Data Converters
The need for Data Converters ANALOG SIGNAL (Speech, Images, Sensors, Radar, etc.) PRE-PROCESSING (Filtering and analog to digital conversion) DIGITAL PROCESSOR (Microprocessor) POST-PROCESSING (Digital
More informationProposing. An Interpolated Pipeline ADC
Proposing An Interpolated Pipeline ADC Akira Matsuzawa Tokyo Institute of Technology, Japan Matsuzawa & Okada Lab. Background 38GHz long range mm-wave system Role of long range mm-wave Current Optical
More information2. ADC Architectures and CMOS Circuits
/58 2. Architectures and CMOS Circuits Francesc Serra Graells francesc.serra.graells@uab.cat Departament de Microelectrònica i Sistemes Electrònics Universitat Autònoma de Barcelona paco.serra@imb-cnm.csic.es
More informationLecture 9, ANIK. Data converters 1
Lecture 9, ANIK Data converters 1 What did we do last time? Noise and distortion Understanding the simplest circuit noise Understanding some of the sources of distortion 502 of 530 What will we do today?
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF AIFORNIA ollege of Engineering Department of Electrical Engineering and omputer Sciences Homework 6 Solution EES 47 H. Khorramabadi Due Tues. November 3, 00 FA 00. A basic NMOS track and
More informationSummary Last Lecture
Interleaved ADCs EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations
More informationELEN 610 Data Converters
Spring 2014 S. Hoyos-ECEN-610 1 ELEN 610 Data Converters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Folding Spring 2014 S. Hoyos-ECEN-610 2 Spring 2014 S. Hoyos-ECEN-610 3 Inefficiency
More informationDesign Approaches for Low-Power Reconfigurable Analog-to-Digital Converters
Design Approaches for Low-Power Reconfigurable Analog-to-Digital Converters A Thesis Presented in Partial Fulfillment of the Requirements for the Degree Master of Science in the Graduate School of The
More informationEE247 Lecture 15. EE247 Lecture 15
EE47 Lecture 5 Administrative issues Midterm exam postponed to Tues. Oct. 8th o You can only bring one 8x paper with your own written notes (please do not photocopy) o No books, class or any other kind
More informationMT-024: ADC Architectures V: Pipelined Subranging ADCs
MT-024: ADC Architectures V: Pipelined Subranging ADCs by Walt Kester Rev. 0, 02-13-06 INTRODUCTION The pipelined subranging ADC architecture dominates today's applications where sampling rates of greater
More informationEECS 247 Lecture 18: Data Converters- Track & Hold- ADC Design 2009 Page 1. EE247 Lecture 18
EE247 Lecture 8 ADC Converters Sampling (continued) Bottom-plate switching Track & hold T/H circuits T/H combined with summing/difference function T/H circuit incorporating gain & offset cancellation T/H
More information12-Bit Pipeline ADC Implemented in 0.09-um Digital CMOS Technology for Powerline Alliance
2-Bit Pipeline ADC Implemented in 0.09-um Digital CMOS Technology for Powerline Alliance Olga Joy L. Gerasta, Lavern S. Bete, Jayson C. Loreto, Sheerah Dale M. Orlasan, and Honey Mae N. Tagalogon Microelectronics
More informationSummary Last Lecture
EE47 Lecture 5 Pipelined ADCs (continued) How many bits per stage? Algorithmic ADCs utilizing pipeline structure Advanced background calibration techniques Oversampled ADCs Why oversampling? Pulse-count
More information20-Stage Pipelined ADC with Radix-Based Calibration. by Chong Kyu Yun A THESIS. submitted to. Oregon State University
20-Stage Pipelined ADC with Radix-Based Calibration by Chong Kyu Yun A THESIS submitted to Oregon State University in partial fulfillment of the requirements for the degree of Master of Science Presented
More informationDESIGN OF FOLDING CIRCUIT AND SAMPLE AND HOLD FOR 6 BIT ADC
DESIGN OF FOLDING CIRCUIT AND SAMPLE AND HOLD FOR 6 BIT ADC Prajeesh R 1, Manukrishna V R 2, Bellamkonda Saidilu 3 1 Assistant Professor, ECE Department, SVNCE, Mavelikara, Kerala, (India) 2,3 PhD Research
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 5: Data Conversion ADC Background/Theory Examples Background Physical systems are typically analogue To apply digital signal processing, the analogue signal
More informationDesign Strategy for a Pipelined ADC Employing Digital Post-Correction
Design Strategy for a Pipelined ADC Employing Digital Post-Correction Pieter Harpe, Athon Zanikopoulos, Hans Hegt and Arthur van Roermund Technische Universiteit Eindhoven, Mixed-signal Microelectronics
More informationLecture #6: Analog-to-Digital Converter
Lecture #6: Analog-to-Digital Converter All electrical signals in the real world are analog, and their waveforms are continuous in time. Since most signal processing is done digitally in discrete time,
More informationFall 2004; E6316: Analog Systems in VLSI; 4 bit Flash A/D converter
Fall 2004; E6316: Analog Systems in VLSI; 4 bit Flash A/D converter Nagendra Krishnapura (nkrishna@vitesse.com) due on 21 Dec. 2004 You are required to design a 4bit Flash A/D converter at 500 MS/s. The
More informationA 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier
A 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier Hyunui Lee, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology, Japan Outline Background Body voltage controlled
More information10-Bit 5MHz Pipeline A/D Converter. Kannan Sockalingam and Rick Thibodeau
10-Bit 5MHz Pipeline A/D Converter Kannan Sockalingam and Rick Thibodeau July 30, 2002 Contents 1 Introduction 8 1.1 Project Overview........................... 8 1.2 Objective...............................
More informationA 10-bit, 100 MS/s Analog-to-Digital Converter in 1-µm CMOS
A 10-bit, 100 MS/s Analog-to-Digital Converter in 1-µm CMOS FINAL REPOR EPORT Kwang Young Kim Integrated Circuits & Systems Laboratory Electrical Engineering Department University of California Los Angeles,
More informationA 35 fj 10b 160 MS/s Pipelined- SAR ADC with Decoupled Flip- Around MDAC and Self- Embedded Offset Cancellation
Y. Zu, C.- H. Chan, S.- W. Sin, S.- P. U, R.P. Martins, F. Maloberti: "A 35 fj 10b 160 MS/s Pipelined-SAR ADC with Decoupled Flip-Around MDAC and Self- Embedded Offset Cancellation"; IEEE Asian Solid-
More informationAnalog to Digital Converters
Analog to Digital Converters ADC review ADC Types Pipelined Data Converter Design Basic concepts eview existing approaches Pipelined Design Strategies 1 Analog to Digital Converters Most widely used mixed-signal
More informationA Successive Approximation ADC based on a new Segmented DAC
A Successive Approximation ADC based on a new Segmented DAC segmented current-mode DAC successive approximation ADC bi-direction segmented current-mode DAC DAC INL 0.47 LSB DNL 0.154 LSB DAC 3V 8 2MS/s
More informationEE247 Lecture 17. EECS 247 Lecture 17: Data Converters 2006 H.K. Page 1. Summary of Last Lecture
EE47 Lecture 7 DAC Converters (continued) DAC dynamic non-idealities DAC design considerations Self calibration techniques Current copiers Dynamic element matching DAC reconstruction filter ADC Converters
More informationChapter 3 Novel Digital-to-Analog Converter with Gamma Correction for On-Panel Data Driver
Chapter 3 Novel Digital-to-Analog Converter with Gamma Correction for On-Panel Data Driver 3.1 INTRODUCTION As last chapter description, we know that there is a nonlinearity relationship between luminance
More informationData Converters. Lecture Fall2013 Page 1
Data Converters Lecture Fall2013 Page 1 Lecture Fall2013 Page 2 Representing Real Numbers Limited # of Bits Many physically-based values are best represented with realnumbers as opposed to a discrete number
More information12b 100MSps Pipeline ADC with Open-Loop Residue Amplifier
12b 100MSps Pipeline ADC with Open-Loop Residue Amplifier A Major Qualifying Project Report: Submitted to the Faculty of WORCESTER POLYTECHNIC INSTITUTE In partial fulfillment of the requirements for the
More informationAn 11 Bit Sub- Ranging SAR ADC with Input Signal Range of Twice Supply Voltage
D. Aksin, M.A. Al- Shyoukh, F. Maloberti: "An 11 Bit Sub-Ranging SAR ADC with Input Signal Range of Twice Supply Voltage"; IEEE International Symposium on Circuits and Systems, ISCAS 2007, New Orleans,
More informationAD9772A - Functional Block Diagram
F FEATURES single 3.0 V to 3.6 V supply 14-Bit DAC Resolution 160 MPS Input Data Rate 67.5 MHz Reconstruction Passband @ 160 MPS 74 dbc FDR @ 25 MHz 2 Interpolation Filter with High- or Low-Pass Response
More informationRECENTLY, low-voltage and low-power circuit design
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 4, APRIL 2008 319 A Programmable 0.8-V 10-bit 60-MS/s 19.2-mW 0.13-m CMOS ADC Operating Down to 0.5 V Hee-Cheol Choi, Young-Ju
More informationData Converters. Springer FRANCO MALOBERTI. Pavia University, Italy
Data Converters by FRANCO MALOBERTI Pavia University, Italy Springer Contents Dedicat ion Preface 1. BACKGROUND ELEMENTS 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 The Ideal Data Converter Sampling 1.2.1 Undersampling
More informationA Two- Bit- per- Cycle Successive- Approximation ADC with Background Offset Calibration
M. Casubolo, M. Grassi, A. Lombardi, F. Maloberti, P. Malcovati: "A Two-Bit-per- Cycle Successive-Approximation ADC with Background Calibration"; 15th IEEE Int. Conf. on Electronics, Circuits and Systems,
More informationCHAPTER. delta-sigma modulators 1.0
CHAPTER 1 CHAPTER Conventional delta-sigma modulators 1.0 This Chapter presents the traditional first- and second-order DSM. The main sources for non-ideal operation are described together with some commonly
More informationMaximizing GSPS ADC SFDR Performance: Sources of Spurs and Methods of Mitigation
Maximizing GSPS ADC SFDR Performance: Sources of Spurs and Methods of Mitigation Marjorie Plisch Applications Engineer, Signal Path Solutions November 2012 1 Outline Overview of the issue Sources of spurs
More informationEE247 Lecture 26. This lecture is taped on Wed. Nov. 28 th due to conflict of regular class hours with a meeting
EE47 Lecture 6 This lecture is taped on Wed. Nov. 8 th due to conflict of regular class hours with a meeting Any questions regarding this lecture could be discussed during regular office hours or in class
More informationA 2-bit/step SAR ADC structure with one radix-4 DAC
A 2-bit/step SAR ADC structure with one radix-4 DAC M. H. M. Larijani and M. B. Ghaznavi-Ghoushchi a) School of Engineering, Shahed University, Tehran, Iran a) ghaznavi@shahed.ac.ir Abstract: In this letter,
More informationA 4b/cycle Flash-assisted SAR ADC with Comparator Speed-boosting Technique
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.18, NO.2, APRIL, 2018 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2018.18.2.281 ISSN(Online) 2233-4866 A 4b/cycle Flash-assisted SAR ADC with
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative Project submission: Project reports due Dec. 5th Please make an appointment with the instructor for a 15minute meeting on Monday Dec. 8 th Prepare to give a 3 to 7 minute
More informationIN the design of the fine comparator for a CMOS two-step flash A/D converter, the main design issues are offset cancelation
JOURNAL OF STELLAR EE315 CIRCUITS 1 A 60-MHz 150-µV Fully-Differential Comparator Erik P. Anderson and Jonathan S. Daniels (Invited Paper) Abstract The overall performance of two-step flash A/D converters
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative EE247 Final exam: Date: Mon. Dec. 18 th Time: 12:30pm-3:30pm Location: 241 Cory Hall Extra office hours: Thurs. Dec. 14 th, 10:30am-12pm Closed book/course notes No calculators/cell
More informationA 0.55 V 7-bit 160 MS/s Interpolated Pipeline ADC Using Dynamic Amplifiers
A 0.55 V 7-bit 160 MS/s Interpolated Pipeline ADC Using Dynamic Amplifiers James Lin, Daehwa Paik, Seungjong Lee, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology, Japan Matsuzawa & Okada
More informationFundamentals of Data Converters. DAVID KRESS Director of Technical Marketing
Fundamentals of Data Converters DAVID KRESS Director of Technical Marketing 9/14/2016 Analog to Electronic Signal Processing Sensor (INPUT) Amp Converter Digital Processor Actuator (OUTPUT) Amp Converter
More informationDesign of 1.8V, 72MS/s 12 Bit Pipeline ADC in 0.18µm Technology
Design of 1.8V, 72MS/s 12 Bit Pipeline ADC in 0.18µm Technology Ravi Kumar 1, Seema Kanathe 2 ¹PG Scholar, Department of Electronics and Communication, Suresh GyanVihar University, Jaipur, India ²Assistant
More informationA Low-Power 6-b Integrating-Pipeline Hybrid Analog-to-Digital Converter
A Low-Power 6-b Integrating-Pipeline Hybrid Analog-to-Digital Converter Quentin Diduck, Martin Margala * Electrical and Computer Engineering Department 526 Computer Studies Bldg., PO Box 270231 University
More informationHigh-Speed Analog to Digital Converters. ELCT 1003:High Speed ADCs
High-Speed Analog to Digital Converters Ann Kotkat Barbara Georgy Mahmoud Tantawi Ayman Sakr Heidi El-Feky Nourane Gamal 1 Outline Introduction. Process of ADC. ADC Specifications. Flash ADC. Pipelined
More information10.1: A 4 GSample/s 8b ADC in 0.35-um CMOS
10.1: A 4 GSample/s 8b ADC in 0.35-um CMOS Ken Poulton, Robert Neff, Art Muto, Wei Liu*, Andy Burstein**, Mehrdad Heshami*** Agilent Technologies, Palo Alto, CA *Agilent Technologies, Colorado Springs,
More informationISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.3
ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.3 25.3 A 96dB SFDR 50MS/s Digitally Enhanced CMOS Pipeline A/D Converter K. Nair, R. Harjani University of Minnesota, Minneapolis, MN Analog-to-digital
More informationInternational Journal of Advanced Research in Computer Science and Software Engineering
Volume 3, Issue 1, January 2013 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Low Power High
More informationModeling and Implementation of A 6-Bit, 50MHz Pipelined ADC in CMOS
Master s Thesis Modeling and Implementation of A 6-Bit, 50MHz Pipelined ADC in CMOS Qazi Omar Farooq Department of Electrical and Information Technology, Faculty of Engineering, LTH, Lund University, 2016.
More informationElectronics A/D and D/A converters
Electronics A/D and D/A converters Prof. Márta Rencz, Gábor Takács, Dr. György Bognár, Dr. Péter G. Szabó BME DED December 1, 2014 1 / 26 Introduction The world is analog, signal processing nowadays is
More information9-Bit, 30 MSPS ADC AD9049 REV. 0. Figure 1. Typical Connections FUNCTIONAL BLOCK DIAGRAM
a FEATURES Low Power: 00 mw On-Chip T/H, Reference Single +5 V Power Supply Operation Selectable 5 V or V Logic I/O Wide Dynamic Performance APPLICATIONS Digital Communications Professional Video Medical
More informationInternational Journal of Advance Engineering and Research Development. Design of Pipelined ADC for High Speed Application
g Scientific Journal of Impact Factor(SJIF): 3.134 e-issn(o): 2348-4470 p-issn(p): 2348-6406 International Journal of Advance Engineering and Research Development Volume 2,Issue 4, April -2015 Design of
More informationA 130mW 100MS/s Pipelined ADC with 69dB SNDR Enabled by Digital Harmonic Distortion Correction. Andrea Panigada, Ian Galton
A 130mW 100MS/s Pipelined ADC with 69dB SNDR Enabled by Digital Harmonic Distortion Correction Andrea Panigada, Ian Galton University of California at San Diego, La Jolla, CA INTEGRATED SIGNAL PROCESSING
More information10-Bit, 40 MSPS/60 MSPS A/D Converter AD9050 REV. B. Figure 1. Typical Connections FUNCTIONAL BLOCK DIAGRAM
a FEATURES Low Power: 1 mw @ 0 MSPS, mw @ 0 MSPS On-Chip T/H, Reference Single + V Power Supply Operation Selectable V or V Logic I/O SNR: db Minimum at MHz w/0 MSPS APPLICATIONS Medical Imaging Instrumentation
More informationAssoc. Prof. Dr. Burak Kelleci
DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING ANALOG-TO-DIGITAL AND DIGITAL- TO-ANALOG CONVERTERS Assoc. Prof. Dr. Burak Kelleci Fall 2018 OUTLINE Nyquist-Rate DAC Thermometer-Code Converter Hybrid
More informationINTEGRATED CIRCUITS. AN109 Microprocessor-compatible DACs Dec
INTEGRATED CIRCUITS 1988 Dec DAC products are designed to convert a digital code to an analog signal. Since a common source of digital signals is the data bus of a microprocessor, DAC circuits that are
More information