Lecture 3 Switched-Capacitor Circuits Trevor Caldwell
|
|
- Elfrieda Perkins
- 6 years ago
- Views:
Transcription
1 Advanced Analog Circuits Lecture 3 Switched-Capacitor Circuits Trevor Caldwell trevor.caldwell@analog.com
2 Lecture Plan Date Lecture (Wednesday 2-4pm) Reference Homework MOD1 & MOD2 ST 2, 3, A 1: Matlab MOD1& MODN + Σ Toolbox ST 4, B 2: Σ Toolbox SC Circuits R 12, CCJM Comparator & Flash ADC CCJM 10 3: Comparator Example Design 1 ST 9.1, CCJM Example Design 2 CCJM 18 4: SC MOD Reading Week Amplifier Design Amplifier Design Noise in SC Circuits ST C Nyquist-Rate ADCs CCJM 15, 17 Project Mismatch & MM-Shaping ST , Continuous-Time Σ ST 6.6, Exam Project Presentation (Project Report Due at start of class) 2
3 NLCOTD: Schmitt Trigger Problem: Input is noisy or slowly varying How do we turn this into a clean digital output? 3
4 What you will learn Motivation for SC Circuits Basic sampling switch and charge injection errors Fundamental SC Circuits Sample & Hold, Gain and Integrator Other Circuits Bootstrapping, SC CMFB 4
5 Why Switched-Capacitor? Used in discrete-time or sampled-data circuits Alternative to continuous-time circuits Capacitors instead of resistors Capacitors won t reduce the gain of high output impedance OTAs No need for low output impedance buffer to drive resistors Accurate frequency response Filter coefficients determined by capacitor ratios (rather than RC time constants and clock frequencies) Capacitor matching on the order of 0.1% - when the transfer characteristics are a function of only a capacitor ratio, it can be very accurate RC time constants vary by up to 20% 5
6 Opamps Basic Building Blocks Ideal usually assumed Some important non-idealities to consider include: 1. DC Gain: sets the accuracy of the charge transfer, how grounded the virtual ground is 2. Unity-gain freq, Phase Margin & Slew Rate: determines maximum clock frequency 3. DC Offsets: circuit techniques to combat this and 1/f noise Correlated Double Sampling, Chopping Capacitors Large absolute variation, good matching Large bottom plate capacitor adds parasitic cap 6
7 Switches Basic Building Blocks MOSFET switches are good large off resistance (GΩ), small on resistance (100Ω - 5kΩ, depending on transistor sizing) MOSFET switches have non-linear parasitic capacitors Non-Overlapping Clocks Clocks are never on at the same time Required so that charge is never lost/shared 7
8 Basic Sampling Switch MOSFET used as sample-and-hold When CLK is HIGH, V OUT follows V IN through the lowpass filter created by R ON and C R ON varies depending on V IN, V OUT, and V DD When CLK is LOW, V OUT holds the value on C 8
9 On-Resistance Variation With an NMOS sampling switch, as V IN approaches V DD -V TH, R ON increases dramatically In smaller technologies, as V DD decreases the swing at V IN is severely limited R ON = 1 W µ ncox ( VDD VIN VTH ) L R ON V DD -V TH V IN Sampling switch must be sized for worst case R ON so that the bandwidth is still sufficient 9
10 On-Resistance Variation PMOS switches suffer from the same problem as V IN approaches V TH Complementary switch can allow rail-to-rail input swings Ignoring variation of V TH with V IN, R ON,eq is constant with V IN if W µ C = µ C n ox p ox L n W L p R ON,n R ON,p R ON,p R ON,n V TH V DD -V TH V DD V IN 10
11 Settling Accuracy Two situations to consider 1. Discrete-time signal When analyzing a signal within a switched-capacitor circuit (for example, at the output of the first OTA) 2. Continuous-time signal When analyzing a signal that is sampled at the input 11
12 Settling Accuracy - DT Discrete-Time Signal Settle in T/4 seconds Settling Error = e -T/4RC For N-bit accuracy R ON C This is the maximum R ON (for a given C) Example: < T 4Nln2 Assume 1 GHz to 4 GHz variation of Input sinusoidal signal at 50 MHz 1 2πRONC For f S =100 MHz, N=22 bits with discrete-time signal (typically you are limited by the OTA) 12
13 Settling Accuracy - CT Continuous-Time Signal R ON C acts as a low-pass filter and introduces amplitude and phase change Variations in the input signal size cause variations in R ON, causing distortion in the sampled signal Both the amplitude and phase vary which one causes distortion? 13
14 Distortion in sampled CT input Input ~50 MHz, sampled at 100MHz Distortion at 57dB, or ~9 bits This is larger than the maximum variation in amplitude (phase error must be significant) dbfs Normalized Frequency 14
15 Less significant error Amplitude Error Due to variation in magnitude of low-pass filter At 50 MHz (with same R ON C variation as DT case), maximum variation in amplitude is 0.1% 15
16 More significant error Phase Error Due to variation in phase of low-pass filter At 50 MHz (with same R ON C variation as DT case), maximum variation is a few percent (error is less than that) 16
17 Charge Injection When a transistor turns off, the channel charge Q CH goes into the circuit Doesn t exactly divide in half - depends on impedance seen at each terminal and the clock transition time Q = WLC ( V V V ) CH ox DD IN TH Charge into V IN has no impact on output node Doesn t create error in the circuit Charge into C causes error V in V OUT V = = Q CH 2C WLC ox( VDD VIN VTH ) 2C 17
18 Charge Injection In previous analysis, charge injection introduces a gain and offset error This is still linear and could be tolerated or corrected But VOUT = VIN V WLC ox WLC ox( VDD VTH ) = VIN 1+ 2C 2C V TH is actually a function of ~ V IN Introduces non-linear term that cannot be corrected in the circuit 18
19 Charge Injection vs. Speed Charge injection Proportional to transistor size (WL) Speed R ON inversely proportional to aspect ratio (W/L) Figure of Merit Product of speed (1/τ) and charge injection (1/ V) C WLC ox ( τ V) = ( VDD VIN VTH ) µ ncox ( W / L)( VDD VIN VTH ) C µ n = 2 L 19
20 Clock Feedthrough Overlap capacitance allows clock to couple from the gate to drain/source terminals Change in voltage V independent of the input signal Error is an offset voltage which is cancelled with differential operation V = C ov C + C ov V CLK 20
21 Charge Error Cancellation Differential operation Cancels offset errors, depending on the matching between differential circuits Applies to signal independent portion of charge injection error, and clock feedthrough error Complementary Switches Error cancelled for 1 input level W L C ( V V V ) = W L C ( V V ) n n ox CLK IN TH, n p p ox IN TH, p Clock feedthrough cancelled depending on similarity of overlap capacitance for PMOS and NMOS switches 21
22 Charge Error Cancellation Dummy Switch Use second transistor to remove charge injection by main transistor Inverted clock operates on dummy switch Charge from M1: qm1 = W1 L1C ox( VCK VIN VTH 1) / 2 Charge from M2: qm2 = W2 L2Cox ( VCK VIN VTH 2) If charge splits equally in M1 (not quite true), then with M2 half the size of M1, q = q M1 M2 22
23 Sample and Hold Amplifier Input dependent charge from S 1 onto C When S 1 turns off, charge q adds to C V OUT is then equal to V IN +q/c where q has a non-linear dependence on V IN We can improve on this by making V OUT independent of input-dependent charge 23
24 Two phases S/H Amplifier Phase 1: S 1 and S 2 closed, V IN sampled on C Phase 2: S 3 closed, C is tied to V OUT Phase 1 Charge on C is CV IN S 2 opens, injecting signal indep. charge at node X Then S 1 opens, injecting signal dependent charge q onto C + C p 24
25 Phase 2 S/H Amplifier S 3 closes, node X is a virtual ground Charge on C p is zero, charge on C is still CV IN S 3 injects charge on X that must be discharged due to virtual ground node it does not disturb charge on C V OUT = V IN S 1 / S 3 are non-overlapping, S 2 slightly ahead of S 1 25
26 Gain of the S/H Finite OTA gain reduces gain of sampler On Phase 1, C charges to V IN On Phase 2, node X goes from 0 to V X = -V OUT /A Charge comes from C, changing q C to CV IN + C p V X V OUT - (CV IN + C p V X )/C = V X V OUT VIN = 1 Cp 1+ 1 A + C 1 Cp VIN A C 26
27 Speed of the S/H In sampling mode (Phase 1) At node X, R X ~ 1/G M, τ 1 ~ (R on1 +1/G M )C In amplification mode (Phase 2) Replace charge on C by voltage source V IN (like switching in voltage source at start of Phase 2) After analysis, τ 2 = (C L C p +C p C+CC L )/G M C Reduces to τ 2 ~ C L /G M if C p is small 27
28 Basic Amplifier Sampling phase when S 1 and S 2 closed Input signal sampled onto C 1 Amplifying phase when S 3 closed Charge on C 1 transferred to C 2 so that the final output is C1 VOUT = VIN C 2 28
29 Basic Amplifier S 2 must open before S 1 for the charge injection to be signal independent Charge from S 2 opening is deposited on C 1, but is not signal dependent Charge from S 1 opening causes glitch in V OUT When S 3 closes, V OUT goes to final value, regardless of what happened between S 2 opening and S 3 closing 29
30 Precision Gain-2 Sampling phase when S 1, S 2, S 3 closed Input signal sampled onto C 1 and C 2 Amplifying phase when S 4, S 5 closed Charge on C 1 is transferred to C 2, doubling the charge on C 2 Final output is 2V IN since C 1 = C 2 30
31 Precision Gain-2 How is it more precise? The feedback factor in both gain circuits is C2 C + C + C 2 1 p In the precision Gain-2 circuit, C 1 = C 2 The basic amplifier has C 1 = 2C 2, resulting in a smaller feedback factor and a slower circuit The gain error is inversely proportional to the feedback factor, so the precision circuit is more accurate for a given amplifier gain A V OUT V IN C2 + C1 + C 2 1 AC2 p 31
32 Resistor Equivalence of SC Average current through switched-capacitor φ : Q = CV φ : Q = CV Q1 Q2 C( V1 V2 ) IAVG = = T T Equivalent current through a resistor (f IN << f S ) I EQ V V = R 1 2 EQ R EQ T = = C 1 Cf S 32
33 Switched-Capacitor Integrator Two non-overlapping clock phases control S 1,S 2 Phase 1: Sampling phase input is sampled onto capacitor C 1 Phase 2: Integrating phase additional charge is added to previous charge on C 2 33
34 Switched-Capacitor Integrator -VO[n]C2 +VO[n]C2 -VO[n]C2+VI[n]C1 +VO[n]C2-VI[n]C1 Final charge on L.S. of C 2 is +V O [n+1]c 2 + V [ n + 1] C = + V [ n] C V[ n] C O 2 O 2 I 1 zv ( z) C = V ( z) C V ( z) C O 2 O 2 I 1 V V O I ( z) = C1 C z
35 Parasitic Sensitive Parasitic capacitances C p1, C p3 and C p4 have no impact on transfer function C p2 in parallel with C 1, changes transfer function V ( C1 + Cp2) O 1 ( z ) = V C z 1 I 2 35
36 Parasitic Insensitive Transfer function is non-inverting, delaying V V O I ( z) = C1 1 C z
37 Parasitic Insensitive Parasitics have no impact on transfer function Better linearity since non-linear capacitors are unimportant Top plate on virtual ground node Minimizes parasitics, improves amplifier speed and resolution, reduces noise coupled to node Two extra switches needed More power to drive the switches for the same onresistance 37
38 Delay-Free Integrator Same structure, still parasitic insensitive Transfer function is inverting, delay-free VO C1 z ( z) = V C z 1 I 2 38
39 Bootstrapping At low supply voltages, signal swing is limited Maximum distortion determines the tolerable variation in R ON, and this limits the signal swing Want to increase V GS on the sampling switch Can do this by increasing the supply voltage for the sampling switch, but this requires slower thick oxide devices Alternatively, add a constant voltage to the input signal and use that as the gate voltage keep V GS constant, reducing the variation in R ON 39
40 Bootstrapped Circuit Basic operation φ 2 : C is charged to V DD and gate of sampling switch is discharged to V SS (turned off) φ 1 : V IN is added to voltage across C, sampling switch turns on, gate voltage of the sampling switch is V IN + V DD Ideally, there is always V GS = V DD for the sampling switch 40
41 Bootstrapped Circuit C must be sized so that charge sharing between gate capacitance of switch is not significant C VG = ( VIN + VDD ) C + C Rise time controlled by size of S 4, fall time controlled by size of S 5 G Extra transistors required to limit gate-source voltages to V DD and prevent overstress See Dessouky, JSSC Mar
42 Switched-Capacitor CMFB Two parts to a CMFB circuit 1. Sense the common mode of the output 2. Compare the common mode to the expected common mode, and adjust the bias accordingly Sensing Could use 2 resistors they are either too small and reduce the gain, or they can get prohibitively large Could use 2 capacitors they don t reduce the gain, but the voltage across them is undefined and must be refreshed every clock cycle 42
43 Switched-Capacitor CMFB One alternative Phase 1: precharge capacitors to ideal value Phase 2: sense the difference and adjust the bias accordingly 2 1 V CM V B1 C C 2 1 V CM V IN + V IN - C P 1 V B2 But there may be large changes in the tail current bias 43
44 Switched-Capacitor CMFB Alternatively, use 2 capacitors so that only a fraction of the charge is shared to adjust the bias voltage Typically, C 2 is 4-10 times C 1 44
45 What You Learned Today Errors introduced with simple sampling switch R ON variation, charge injection Main SC Circuits S/H, Gain and Integrators Parasitic Insensitive Signal-independent charge injection Bootstrapped Circuit Switched Capacitor CMFB 45
46 NLCOTD: Schmitt Trigger 46
SWITCHED CAPACITOR CIRCUITS
EE37 Advanced Analog ircuits Lecture 7 SWITHED APAITOR IRUITS Richard Schreier richard.schreier@analog.com Trevor aldwell trevor.caldwell@utoronto.ca ourse Goals Deepen Understanding of MOS analog circuit
More informationChapter 13: Introduction to Switched- Capacitor Circuits
Chapter 13: Introduction to Switched- Capacitor Circuits 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4 Switched-Capacitor Integrator 13.5 Switched-Capacitor
More informationINF4420 Switched capacitor circuits Outline
INF4420 Switched capacitor circuits Spring 2012 1 / 54 Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators 2 / 54 Introduction Discrete time analog
More informationINF4420. Switched capacitor circuits. Spring Jørgen Andreas Michaelsen
INF4420 Switched capacitor circuits Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators
More informationINF4420. Outline. Switched capacitor circuits. Switched capacitor introduction. MOSFET as an analog switch 1 / 26 2 / 26.
INF4420 Switched capacitor circuits Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uil.no) 1 / 26 Outline Switched capacitor introduction MOSFET as an analog switch 2 / 26 Introduction Discrete time
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage
More informationOperational Amplifiers
CHAPTER 9 Operational Amplifiers Analog IC Analysis and Design 9- Chih-Cheng Hsieh Outline. General Consideration. One-Stage Op Amps / Two-Stage Op Amps 3. Gain Boosting 4. Common-Mode Feedback 5. Input
More informationECE626 Project Switched Capacitor Filter Design
ECE626 Project Switched Capacitor Filter Design Hari Prasath Venkatram Contents I Introduction 2 II Choice of Topology 2 III Poles and Zeros 2 III-ABilinear Transform......................................
More informationOutline. Noise and Distortion. Noise basics Component and system noise Distortion INF4420. Jørgen Andreas Michaelsen Spring / 45 2 / 45
INF440 Noise and Distortion Jørgen Andreas Michaelsen Spring 013 1 / 45 Outline Noise basics Component and system noise Distortion Spring 013 Noise and distortion / 45 Introduction We have already considered
More informationAnalog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem
Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem A report Submitted to Canopus Systems Inc. Zuhail Sainudeen and Navid Yazdi Arizona State University July 2001 1. Overview
More informationSwitched Capacitor Concepts & Circuits
Switched apacitor oncepts & ircuits Outline Why Switched apacitor circuits? Historical Perspective Basic Building Blocks Switched apacitors as Resistors Switched apacitor Integrators Discrete time & charge
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 8: Charge Pump Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda HW2 is due Oct 6 Exam 1 is
More informationLow-Power Pipelined ADC Design for Wireless LANs
Low-Power Pipelined ADC Design for Wireless LANs J. Arias, D. Bisbal, J. San Pablo, L. Quintanilla, L. Enriquez, J. Vicente, J. Barbolla Dept. de Electricidad y Electrónica, E.T.S.I. de Telecomunicación,
More informationA Unity Gain Fully-Differential 10bit and 40MSps Sample-And-Hold Amplifier in 0.18μm CMOS
A Unity Gain Fully-Differential 0bit and 40MSps Sample-And-Hold Amplifier in 0.8μm CMOS Sanaz Haddadian, and Rahele Hedayati Abstract A 0bit, 40 MSps, sample and hold, implemented in 0.8-μm CMOS technology
More informationOperational Amplifier as A Black Box
Chapter 8 Operational Amplifier as A Black Box 8. General Considerations 8.2 Op-Amp-Based Circuits 8.3 Nonlinear Functions 8.4 Op-Amp Nonidealities 8.5 Design Examples Chapter Outline CH8 Operational Amplifier
More informationLecture 16. Complementary metal oxide semiconductor (CMOS) CMOS 1-1
Lecture 16 Complementary metal oxide semiconductor (CMOS) CMOS 1-1 Outline Complementary metal oxide semiconductor (CMOS) Inverting circuit Properties Operating points Propagation delay Power dissipation
More informationECEN620: Network Theory Broadband Circuit Design Fall 2012
ECEN620: Network Theory Broadband Circuit Design Fall 2012 Lecture 11: Charge Pump Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda Exam 1 is on Wed. Oct 3
More informationSummary of Last Lecture
EE47 Lecture 7 DAC Converters (continued) Dynamic element matching DAC reconstruction filter ADC Converters Sampling Sampling switch considerations Thermal noise due to switch resistance Sampling switch
More informationIntegrated Circuit Amplifiers. Comparison of MOSFETs and BJTs
Integrated Circuit Amplifiers Comparison of MOSFETs and BJTs 17 Typical CMOS Device Parameters 0.8 µm 0.25 µm 0.13 µm Parameter NMOS PMOS NMOS PMOS NMOS PMOS t ox (nm) 15 15 6 6 2.7 2.7 C ox (ff/µm 2 )
More informationPreliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B
Preliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B Problem 1. Consider the following circuit, where a saw-tooth voltage is applied
More informationDesign of High-Speed Op-Amps for Signal Processing
Design of High-Speed Op-Amps for Signal Processing R. Jacob (Jake) Baker, PhD, PE Professor and Chair Boise State University 1910 University Dr. Boise, ID 83725-2075 jbaker@ieee.org Abstract - As CMOS
More informationChapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier
Chapter 5 Operational Amplifiers and Source Followers 5.1 Operational Amplifier In single ended operation the output is measured with respect to a fixed potential, usually ground, whereas in double-ended
More informationEE247 Lecture 17. EECS 247 Lecture 17: Data Converters 2006 H.K. Page 1. Summary of Last Lecture
EE47 Lecture 7 DAC Converters (continued) DAC dynamic non-idealities DAC design considerations Self calibration techniques Current copiers Dynamic element matching DAC reconstruction filter ADC Converters
More informationAn Ultra Low-Voltage and Low-Power OTA Using Bulk-Input Technique and Its Application in Active-RC Filters
Circuits and Systems, 2011, 2, 183-189 doi:10.4236/cs.2011.23026 Published Online July 2011 (http://www.scirp.org/journal/cs) An Ultra Low-Voltage and Low-Power OTA Using Bulk-Input Technique and Its Application
More informationCommon-Source Amplifiers
Lab 2: Common-Source Amplifiers Introduction The common-source stage is the most basic amplifier stage encountered in CMOS analog circuits. Because of its very high input impedance, moderate-to-high gain,
More informationTWO AND ONE STAGES OTA
TWO AND ONE STAGES OTA F. Maloberti Department of Electronics Integrated Microsystem Group University of Pavia, 7100 Pavia, Italy franco@ele.unipv.it tel. +39-38-50505; fax. +39-038-505677 474 EE Department
More informationDifference between BJTs and FETs. Junction Field Effect Transistors (JFET)
Difference between BJTs and FETs Transistors can be categorized according to their structure, and two of the more commonly known transistor structures, are the BJT and FET. The comparison between BJTs
More informationLecture 2: Non-Ideal Amps and Op-Amps
Lecture 2: Non-Ideal Amps and Op-Amps Prof. Ali M. Niknejad Department of EECS University of California, Berkeley Practical Op-Amps Linear Imperfections: Finite open-loop gain (A 0 < ) Finite input resistance
More informationIN the design of the fine comparator for a CMOS two-step flash A/D converter, the main design issues are offset cancelation
JOURNAL OF STELLAR EE315 CIRCUITS 1 A 60-MHz 150-µV Fully-Differential Comparator Erik P. Anderson and Jonathan S. Daniels (Invited Paper) Abstract The overall performance of two-step flash A/D converters
More informationCHAPTER 3 DESIGN OF PIPELINED ADC USING SCS-CDS AND OP-AMP SHARING TECHNIQUE
CHAPTER 3 DESIGN OF PIPELINED ADC USING SCS-CDS AND OP-AMP SHARING TECHNIQUE 3.1 INTRODUCTION An ADC is a device which converts a continuous quantity into discrete digital signal. Among its types, pipelined
More informationAnalysis and Design of Analog Integrated Circuits Lecture 18. Key Opamp Specifications
Analysis and Design of Analog Integrated Circuits Lecture 8 Key Opamp Specifications Michael H. Perrott April 8, 0 Copyright 0 by Michael H. Perrott All rights reserved. Recall: Key Specifications of Opamps
More informationA PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER
A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER M. Taherzadeh-Sani, R. Lotfi, and O. Shoaei ABSTRACT A novel class-ab architecture for single-stage operational amplifiers is presented. The structure
More informationHomework Assignment EE 435 Homework 4 Spring 2014 Due Wednesday Feb 26
Homework Assignment EE 435 Homework 4 Spring 2014 Due Wednesday Feb 26 In the following problems, if reference to a semiconductor process is needed, assume processes with the following characteristics:
More informationBasic OpAmp Design and Compensation. Chapter 6
Basic OpAmp Design and Compensation Chapter 6 6.1 OpAmp applications Typical applications of OpAmps in analog integrated circuits: (a) Amplification and filtering (b) Biasing and regulation (c) Switched-capacitor
More informationChapter 12 Opertational Amplifier Circuits
1 Chapter 12 Opertational Amplifier Circuits Learning Objectives 1) The design and analysis of the two basic CMOS op-amp architectures: the two-stage circuit and the single-stage, folded cascode circuit.
More informationNOISE IN SC CIRCUITS
ECE37 Advanced Analog Circuits Lecture 0 NOISE IN SC CIRCUITS Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen Understanding of CMOS analog circuit
More informationOperational Amplifier with Two-Stage Gain-Boost
Proceedings of the 6th WSEAS International Conference on Simulation, Modelling and Optimization, Lisbon, Portugal, September 22-24, 2006 482 Operational Amplifier with Two-Stage Gain-Boost FRANZ SCHLÖGL
More informationA 10 bit, 1.8 GS/s Time Interleaved Pipeline ADC
A 10 bit, 1.8 GS/s Time Interleaved Pipeline ADC M. Åberg 2, A. Rantala 2, V. Hakkarainen 1, M. Aho 1, J. Riikonen 1, D. Gomes Martin 2, K. Halonen 1 1 Electronic Circuit Design Laboratory Helsinki University
More informationTuesday, March 22nd, 9:15 11:00
Nonlinearity it and mismatch Tuesday, March 22nd, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 22nd of March:
More informationRevision History. Contents
Revision History Ver. # Rev. Date Rev. By Comment 0.0 9/15/2012 Initial draft 1.0 9/16/2012 Remove class A part 2.0 9/17/2012 Comments and problem 2 added 3.0 10/3/2012 cmdmprobe re-simulation, add supplement
More informationA Novel Continuous-Time Common-Mode Feedback for Low-Voltage Switched-OPAMP
10.4 A Novel Continuous-Time Common-Mode Feedback for Low-oltage Switched-OPAMP M. Ali-Bakhshian Electrical Engineering Dept. Sharif University of Tech. Azadi Ave., Tehran, IRAN alibakhshian@ee.sharif.edu
More informationEE247 Lecture 16. EECS 247 Lecture 16: Data Converters- DAC Design & Intro. to ADCs 2009 Page 1
EE47 Lecture 6 D/A Converters (continued) Self calibration techniques Current copiers (last lecture) Dynamic element matching DAC reconstruction filter ADC Converters Sampling Sampling switch considerations
More informationLab 8: SWITCHED CAPACITOR CIRCUITS
ANALOG & TELECOMMUNICATION ELECTRONICS LABORATORY EXERCISE 8 Lab 8: SWITCHED CAPACITOR CIRCUITS Goal The goals of this experiment are: - Verify the operation of basic switched capacitor cells, - Measure
More informationDesign and Simulation of Low Voltage Operational Amplifier
Design and Simulation of Low Voltage Operational Amplifier Zach Nelson Department of Electrical Engineering, University of Nevada, Las Vegas 4505 S Maryland Pkwy, Las Vegas, NV 89154 United States of America
More informationAn Analog Phase-Locked Loop
1 An Analog Phase-Locked Loop Greg Flewelling ABSTRACT This report discusses the design, simulation, and layout of an Analog Phase-Locked Loop (APLL). The circuit consists of five major parts: A differential
More informationCMOS Operational-Amplifier
CMOS Operational-Amplifier 1 What will we learn in this course How to design a good OP Amp. Basic building blocks Biasing and Loading Swings and Bandwidth CH2(8) Operational Amplifier as A Black Box Copyright
More informationECEN 474/704 Lab 6: Differential Pairs
ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers
More informationChapter 9: Operational Amplifiers
Chapter 9: Operational Amplifiers The Operational Amplifier (or op-amp) is the ideal, simple amplifier. It is an integrated circuit (IC). An IC contains many discrete components (resistors, capacitors,
More informationIOWA STATE UNIVERSITY. EE501 Project. Fully Differential Multi-Stage Op-Amp Design. Ryan Boesch 11/12/2008
IOWA STATE UNIVERSITY EE501 Project Fully Differential Multi-Stage Op-Amp Design Ryan Boesch 11/12/2008 This report documents the design, simulation, layout, and post-layout simulation of a fully differential
More informationCMOS Operational-Amplifier
CMOS Operational-Amplifier 1 What will we learn in this course How to design a good OP Amp. Basic building blocks Biasing and Loading Swings and Bandwidth CH2(8) Operational Amplifier as A Black Box Copyright
More informationSelf-Biased PLL/DLL. ECG minute Final Project Presentation. Wenlan Wu Electrical and Computer Engineering University of Nevada Las Vegas
Self-Biased PLL/DLL ECG721 60-minute Final Project Presentation Wenlan Wu Electrical and Computer Engineering University of Nevada Las Vegas Outline Motivation Self-Biasing Technique Differential Buffer
More informationWeek 12: Output Stages, Frequency Response
ELE 2110A Electronic Circuits Week 12: Output Stages, Frequency esponse (2 hours only) Lecture 12-1 Output Stages Topics to cover Amplifier Frequency esponse eading Assignment: Chap 15.3, 16.1 of Jaeger
More informationAnalysis and Design of Analog Integrated Circuits Lecture 20. Advanced Opamp Topologies (Part II)
Analysis and Design of Analog Integrated Circuits Lecture 20 Advanced Opamp Topologies (Part II) Michael H. Perrott April 15, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Outline of Lecture
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 010 Lecture 7: PLL Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project Preliminary Report
More informationSummary of Last Lecture
EE247 Lecture 2 ADC Converters (continued) Successive approximation ADCs (continued) Flash ADC Flash ADC sources of error Sparkle code Meta-stability Comparator design EECS 247 Lecture 2: Data Converters
More informationOp Amp Technology Overview. Developed by Art Kay, Thomas Kuehl, and Tim Green Presented by Ian Williams Precision Analog Op Amps
Op Amp Technology Overview Developed by Art Kay, Thomas Kuehl, and Tim Green Presented by Ian Williams Precision Analog Op Amps 1 Bipolar vs. CMOS / JFET Transistor technologies Bipolar, CMOS and JFET
More informationLesson number one. Operational Amplifier Basics
What About Lesson number one Operational Amplifier Basics As well as resistors and capacitors, Operational Amplifiers, or Op-amps as they are more commonly called, are one of the basic building blocks
More informationA Successive Approximation ADC based on a new Segmented DAC
A Successive Approximation ADC based on a new Segmented DAC segmented current-mode DAC successive approximation ADC bi-direction segmented current-mode DAC DAC INL 0.47 LSB DNL 0.154 LSB DAC 3V 8 2MS/s
More informationBasic OpAmp Design and Compensation. Chapter 6
Basic OpAmp Design and Compensation Chapter 6 6.1 OpAmp applications Typical applications of OpAmps in analog integrated circuits: (a) Amplification and filtering (b) Biasing and regulation (c) Switched-capacitor
More informationA new class AB folded-cascode operational amplifier
A new class AB folded-cascode operational amplifier Mohammad Yavari a) Integrated Circuits Design Laboratory, Department of Electrical Engineering, Amirkabir University of Technology, Tehran, Iran a) myavari@aut.ac.ir
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF AIFORNIA ollege of Engineering Department of Electrical Engineering and omputer Sciences Homework 6 Solution EES 47 H. Khorramabadi Due Tues. November 3, 00 FA 00. A basic NMOS track and
More informationField Effect Transistors
Field Effect Transistors LECTURE NO. - 41 Field Effect Transistors www.mycsvtunotes.in JFET MOSFET CMOS Field Effect transistors - FETs First, why are we using still another transistor? BJTs had a small
More informationChapter 6 Combinational CMOS Circuit and Logic Design. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 6 Combinational CMOS Circuit and Logic Design Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Advanced Reliable Systems (ARES) Lab. Jin-Fu Li,
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 4: Filters Filters General Theory Continuous Time Filters Background Filters are used to separate signals in the frequency domain, e.g. remove noise, tune
More informationOvercoming Offset. Prof. Kofi Makinwa. Electronic Instrumentation Laboratory / DIMES Delft University of Technology Delft, The Netherlands
Overcoming Offset Prof. Kofi Makinwa Electronic Instrumentation Laboratory / DIMES Delft University of Technology Delft, The Netherlands email: k.a.a.makinwa@tudelft.nl Motivation The offset of amplifiers
More informationCommon mode rejection ratio
Common mode rejection ratio Definition: Common mode rejection ratio represents the ratio of the differential voltage gaina d tothecommonmodevoltagegain,a cm : Common mode rejection ratio Definition: Common
More informationApplied Electronics II
Applied Electronics II Chapter 3: Operational Amplifier Part 1- Op Amp Basics School of Electrical and Computer Engineering Addis Ababa Institute of Technology Addis Ababa University Daniel D./Getachew
More informationECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers
ECE 442 Solid State Devices & Circuits 15. Differential Amplifiers Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 442 Jose Schutt Aine 1 Background
More informationVoltage Biasing Considerations (From the CS atom toward the differential pair atom) Claudio Talarico, Gonzaga University
Voltage Biasing Considerations (From the CS atom toward the differential pair atom) Claudio Talarico, Gonzaga University Voltage Biasing Considerations In addition to bias currents, building a complete
More informationLecture 300 Low Voltage Op Amps (3/28/10) Page 300-1
Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1 LECTURE 300 LOW VOLTAGE OP AMPS LECTURE ORGANIZATION Outline Introduction Low voltage input stages Low voltage gain stages Low voltage bias circuits
More informationAnalog Integrated Circuit Design Exercise 1
Analog Integrated Circuit Design Exercise 1 Integrated Electronic Systems Lab Prof. Dr.-Ing. Klaus Hofmann M.Sc. Katrin Hirmer, M.Sc. Sreekesh Lakshminarayanan Status: 21.10.2015 Pre-Assignments The lecture
More informationSensors & Transducers Published by IFSA Publishing, S. L.,
Sensors & Transducers Published by IFSA Publishing, S. L., 208 http://www.sensorsportal.com Fully Differential Operation Amplifier Using Self Cascode MOSFET Structure for High Slew Rate Applications Kalpraj
More informationHomework 2 Summary. at the differential amplifier s inputs and sweeping V in
Team 1 Jaehoo Choi, Xiaoshan Wang, Daniel Zhang ECE 6414 Spring 2017 Homework 2 Summary Graded HW Summary For homework 2 we graded Team 3 s submission which comprised of a fully differential amplifier
More informationDifferential Amplifiers
Differential Amplifiers Benefits of Differential Signal Processing The Benefits Become Apparent when Trying to get the Most Speed and/or Resolution out of a Design Avoid Grounding/Return Noise Problems
More informationAnalog Integrated Circuits. Lecture 7: OpampDesign
Analog Integrated Circuits Lecture 7: OpampDesign ELC 601 Fall 2013 Dr. Ahmed Nader Dr. Mohamed M. Aboudina anader@ieee.org maboudina@gmail.com Department of Electronics and Communications Engineering
More informationA Compact Folded-cascode Operational Amplifier with Class-AB Output Stage
A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage EEE 523 Advanced Analog Integrated Circuits Project Report Fuding Ge You are an engineer who is assigned the project to design
More informationAmplifiers Frequency Response Examples
ECE 5/45 Analog IC Design We will use the following MOSFET parameters for hand-calculations and the µm CMOS models for corresponding simulations. Table : Long-channel MOSFET parameters. Parameter NMOS
More information4 Bits 250MHz Sampling Rate CMOS Pipelined Analog-to-Digital Converter
4 Bits 250MHz Sampling Rate CMOS Pipelined Analog-to-Digital Converter Jinrong Wang B.Sc. Ningbo University Supervisor: dr.ir. Wouter A. Serdijn Submitted to The Faculty of Electrical Engineering, Mathematics
More informationINF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation
INF3410 Fall 2013 Compensation content Introduction Two Stage Opamps Compensation Slew Rate Systematic Offset Advanced Current Mirrors Operational Transconductance Amplifiers Current Mirror Opamps Folded
More informationLow Voltage SC Circuit Design with Low - V t MOSFETs
Low Voltage SC Circuit Design with Low - V t MOSFETs Seyfi S. azarjani and W. Martin Snelgrove Department of Electronics, Carleton University, Ottawa Canada K1S-56 Tel: (613)763-8473, E-mail: seyfi@doe.carleton.ca
More informationd. Can you find intrinsic gain more easily by examining the equation for current? Explain.
EECS140 Final Spring 2017 Name SID 1. [8] In a vacuum tube, the plate (or anode) current is a function of the plate voltage (output) and the grid voltage (input). I P = k(v P + µv G ) 3/2 where µ is a
More informationDESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN WITH LATCH NETWORK. Thota Keerthi* 1, Ch. Anil Kumar 2
ISSN 2277-2685 IJESR/October 2014/ Vol-4/Issue-10/682-687 Thota Keerthi et al./ International Journal of Engineering & Science Research DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN
More informationA 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption
A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption IEEE Transactions on circuits and systems- Vol 59 No:3 March 2012 Abstract A class AB audio amplifier is used to drive
More informationExperiment 1: Amplifier Characterization Spring 2019
Experiment 1: Amplifier Characterization Spring 2019 Objective: The objective of this experiment is to develop methods for characterizing key properties of operational amplifiers Note: We will be using
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 Lecture 5: Termination, TX Driver, & Multiplexer Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements
More informationA low-variation on-resistance CMOS sampling switch for high-speed high-performance applications
A low-variation on-resistance CMOS sampling switch for high-speed high-performance applications MohammadReza Asgari 1 and Omid Hashemipour 2a) 1 Microelectronic Lab, Shahid Beheshti University, G. C. Tehran,
More informationMICROELECTRONIC CIRCUIT DESIGN Third Edition
MICROELECTRONIC CIRCUIT DESIGN Third Edition Richard C. Jaeger and Travis N. Blalock Answers to Selected Problems Updated 1/25/08 Chapter 1 1.3 1.52 years, 5.06 years 1.5 1.95 years, 6.46 years 1.8 113
More informationModulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies
A. Pena Perez, V.R. Gonzalez- Diaz, and F. Maloberti, ΣΔ Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies, IEEE Proceeding of Latin American Symposium on Circuits and Systems, Feb.
More informationA 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset and over-120db CMRR
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 20, Number 4, 2017, 301 312 A 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset
More informationTopology Selection: Input
Project #2: Design of an Operational Amplifier By: Adrian Ildefonso Nedeljko Karaulac I have neither given nor received any unauthorized assistance on this project. Process: Baker s 50nm CAD Tool: Cadence
More informationTuesday, March 29th, 9:15 11:30
Oscillators, Phase Locked Loops Tuesday, March 29th, 9:15 11:30 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 29th of March:
More informationRail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation
Rail-To-Rail Op-Amp Design with Negative Miller Capacitance Compensation Muhaned Zaidi, Ian Grout, Abu Khari bin A ain Abstract In this paper, a two-stage op-amp design is considered using both Miller
More informationLecture 23: PLLs. Office hour on Monday moved to 1-2pm and 3:30-4pm Final exam next Wednesday, in class
EE241 - Spring 2013 Advanced Digital Integrated Circuits Lecture 23: PLLs Announcements Office hour on Monday moved to 1-2pm and 3:30-4pm Final exam next Wednesday, in class Open book open notes Project
More informationECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers
ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers Objective Design, simulate and layout various inverting amplifiers. Introduction Inverting amplifiers are fundamental building blocks of electronic
More informationETIN25 Analogue IC Design. Laboratory Manual Lab 2
Department of Electrical and Information Technology LTH ETIN25 Analogue IC Design Laboratory Manual Lab 2 Jonas Lindstrand Martin Liliebladh Markus Törmänen September 2011 Laboratory 2: Design and Simulation
More information6.976 High Speed Communication Circuits and Systems Lecture 5 High Speed, Broadband Amplifiers
6.976 High Speed Communication Circuits and Systems Lecture 5 High Speed, Broadband Amplifiers Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott Broadband Communication
More informationChapter 4: Differential Amplifiers
Chapter 4: Differential Amplifiers 4.1 Single-Ended and Differential Operation 4.2 Basic Differential Pair 4.3 Common-Mode Response 4.4 Differential Pair with MOS Loads 4.5 Gilbert Cell Single-Ended and
More informationECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier
ECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier Objective Design, simulate and test a two-stage operational amplifier Introduction Operational amplifiers (opamp) are essential components of
More informationHigh Voltage and Temperature Auto Zero Op-Amp Cell Features Applications Process Technology Introduction Parameter Unit Rating
Analogue Integration AISC11 High Voltage and Temperature Auto Zero Op-Amp Cell Rev.1 12-1-5 Features High Voltage Operation: 4.5-3 V Precision, Auto-Zeroed Input Vos High Temperature Operation Low Quiescent
More information6.776 High Speed Communication Circuits Lecture 7 High Freqeuncy, Broadband Amplifiers
6.776 High Speed Communication Circuits Lecture 7 High Freqeuncy, Broadband Amplifiers Massachusetts Institute of Technology February 24, 2005 Copyright 2005 by Hae-Seung Lee and Michael H. Perrott High
More information