CHAPTER 3 DESIGN OF PIPELINED ADC USING SCS-CDS AND OP-AMP SHARING TECHNIQUE

Size: px
Start display at page:

Download "CHAPTER 3 DESIGN OF PIPELINED ADC USING SCS-CDS AND OP-AMP SHARING TECHNIQUE"

Transcription

1 CHAPTER 3 DESIGN OF PIPELINED ADC USING SCS-CDS AND OP-AMP SHARING TECHNIQUE 3.1 INTRODUCTION An ADC is a device which converts a continuous quantity into discrete digital signal. Among its types, pipelined ADC is a popular architecture which achieves high speed, high resolution while maintaining better area efficiency and low power consumption. The techniques used in this architecture are split-capacitor sharing Correlated Double Sampling (SCS-CDS) and op-amp sharing technique to reduce power consumption. Programmable Gain Amplifier (PGA) (Huy-Hieu et al. 2009) is integrated with first stage of ADC to reduce double loading problem. 3.2 ARCHITECTURE OF THE PIPELINED ADC USING SCS-CDS AND OP-AMP SHARING TECHNIQUE Each stage of the pipelined ADC considered in this investigation includes a 1.5b/stage sub ADC and a Multiplying DAC (MDAC). Figure 3.1 shows the architecture of pipelined ADC which uses SCS-CDS in first four stages and op-amp sharing techniques in the remaining stages to reduce the power consumption. The last stage of pipelined ADC is 2-bit Flash ADC. 25

2 Figure 3.1 Architecture of 10-bit pipelined ADC with SCS CDS and op-amp sharing technique with its timing scheme Sample and hold circuit Most pipelined ADCs have an on-chip sample and hold circuit in front of the pipeline stages to buffer the input signal. This front SHA circuit can give some isolation between the pipelined ADC and its driving circuit. So the driver suffers less kick-back noise from the comparators in the pipelined ADC. Two CMOS SHA architectures are used widely in the pipelined ADC design. The differential sample and hold circuit samples the input signal and gives two outputs. Two switches S1 and S2 samples the input signal. Figure 3.2 shows differential sample and hold circuit. Figure 3.2 Differential sample and hold circuit 26

3 3.2.2 Split Capacitor Sharing Correlated Double Sampling (SCS-CDS) technique The power techniques such as split capacitor sharing CDS technique are applied in the first four stages and op-amp sharing technique in the remaining stages. In order to perform power and area comparison the conventional split capacitor CDS technique is integrated with the op-amp sharing technique and all the analysis is done. The proposed technique is composed of a split capacitor sharing CDS technique in the first four stages and op-amp sharing technique in the remaining stages. Each stage of the 10-bit pipelined ADC has a 1-5-bit stage architecture to reduce the complexity. Normally, the accuracy requirement of the pipelined ADC is reduced to a great extent as the residue signal propagates through the pipeline stages. The op-amps mainly consume less power when op-amps are shared between two stages. 2-bit Flash ADC are used at the last stage and are scaled down and designed properly to reduce the power consumption and area when compared with the conventional technique. The digital outputs are provided to the digital correction logic which uses redundancy in order to remove offset errors in the comparator. In order to overcome the limitations of SC-CDS technique, a new SCS-CDS technique is proposed. In phase1, C F and C S are the main capacitors to sample the amplifying output from its previous stage. Therefore C F, C S and C 1 act as the main amplifying outputs corresponding to V inn. In Phase 2 the feedback capacitor C F is therefore split into C Fx,p and C Fy,p, and are connected in the feedback path. Here the residue value which is generated by the op-amp is not transferred to the sampling capacitor of the next stage. But, the residue signal is held on the two feedback capacitors C Fx,p and C Fy,p, which is split into equal halves. During the next phase of Φ1, the next residue signal is generated based on the stored value on the feedback capacitors and is transferred to the sampling capacitors of the following stage. The main advantage of the split capacitor 27

4 sharing CDS technique is that the capacitive load on the op-amp is reduced to a great extent. In addition, the charge on the feedback capacitors is reused in the following stage MDAC which in turn reduces the power consumption of the 10-bit pipelined ADC. The feedback capacitor is designed to complete the amplification of the predictive signal of stage1. Since the gain of the op-amp is boosted, the predictive output signal of the MDAC has low gain error. Normally the gain of the MDAC is determined by the capacitance ratio C S /C F. Therefore, careful design is made to overcome capacitance mismatch and also to eliminate the error which is generated in the residue output. The output voltage which is stored on the capacitance C 1 reduces the error voltage by reducing the voltage on the summing nodes (the capacitor C 1 connected between the negative input of the op-amp and the node that joins with the capacitance C F and C S ). In the proposed CDS technique the input-referred noise and the maximum output swing is reduced. Also the matching requirement of the capacitor is improved and the value of sample and feedback capacitor is properly designed in order to reduce the power consumption of 10-bit pipelined ADC. Since the clock phases are limited to two, this MDAC provides a speed improvement over other CDS techniques. Figure 3.3 shows the proposed Split capacitor sharing CDS technique. Figure 3.3 Proposed split capacitor sharing CDS technique 28

5 During the main sampling phase the sampling capacitor C S and the feedback capacitor C F are connected to the input signal V inn and sampling the input signal on the capacitors. During this sampling phase the total charge stored on both the capacitors C S and C F (Seung-Tak Rye et al. 2007) is ) (3.1) During the predictive amplification phase the feedback capacitor C F is connected with the output of the op-amp and the sampling capacitor C SP is connected with the V DACinp or with ground which depends on the output of a sub-adc. The total charge during this phase is (Seung-Tak Rye et al. 2007) (3.2) V - is the negative input of the op-amp and V DAC is the output signal of the Sub-Digital to Analog Converter (Sub-DAC).By equating equations (3.1) and (3.2) the output signal V out is obtained as(li J., Moon U.K., 2004) (3.3) C eq is called the equivalent capacitance which is equal to C Fx, P and C Fy, P. The feedback factor β determines how much the output voltage of op-amp is feedback to the op-amp input. The feedback factor is given as (Yunchiu et al.2004) (3.4) C s is known as sampling capacitance and C F is called as feedback capacitance. The DC gain of the op-amp is normally determined by equation (3.4). The error obtained by the op-amp gain should be less than ¼ LSB of the remaining resolution. The gain of the op-amp is boosted in order to reduce the op-amp gain error of the predictive signal in MDAC. 29

6 3.2.3 Op-amp sharing technique Since op-amps are the most important power-hungry analog circuits in the pipelined ADC, various op-amp sharing techniques (Krishnaswamy Nagaraj et al.1997) have been proposed to minimize the power consumption in the pipelined ADCs. During the sampling phase, the op-amp is not active, so that the op-amp is used for calculating the residue of the next stage. In this proposed 10-bit pipelined ADC, op-amp is shared between stages 5 and stages 6 and also between stages 7 and stages 8.Therefore, the number of operational amplifiers is reduced to a half and the op-amp operates only a half of a full clock cycle. During the first clock phase (Φ 1 ), the input signal is converted into 1.5 bits and also the residue signal of the op-amp is sampled on the capacitors. During the clock phase (Φ 2 ) the residue signal is calculated by the operational amplifier in the fifth stage. At the end of the phase the residue signal of the op-amp is obtained at V out.the V out signal is sampled by the sampling circuit of the next stage (Chun-Hsien Kuo et al. 2010). Figure 3.4 Op-amp sharing technique 30

7 If one op-amp is shared between two successive stages as shown in Figure 3.4 the power consumption of the pipelined ADC is significantly reduced. But there are certain drawbacks in the op-amp sharing technique. Since the op-amp is always active, the off-set voltage of the amplifier cannot be cancelled. Also the additional switches establish series resistance which in combination with the input capacitance affects the settling behavior of the stages. In order to overcome or reduce the effect of offset, the output of the fifth stage is connected to the input of the sixth stages of the 10-bit pipelined ADC with reverse polarity. Also the cross talk can be reduced by the introduction of additional switches. The transfer function of 1.5 bit per stage pipelined ADC is given by (Abo A.M. et al.1999) (3.5) Where C S and C F are the sampling and feedback capacitance, where both of the capacitance is assigned equal value to have a gain of two. Simulation results show that the total power obtained for the op-amp sharing technique is 2.56mW and the average power obtained is 509.0µW, where there is significant reduction in the power consumption. Hence the new architecture of the 10-bit pipelined ADC with split capacitor sharing CDS and op-amp sharing technique is suitable for wireless application. 31

8 3.2.4 Design of pseudo differential class-ab telescopic cascoded op-amp An operational amplifier is the most important block of analog systems, as it is the main contributor for the power consumption (Sima payami 2012). The SCS-CDS technique allows the correction of finite op-amp gain error of low-gain amplifiers. So only low -to-medium gain op-amps are employed in this technique. The need of telescopic cascode op-amp in this pipelined ADC is that, it has a better performance in terms of power consumption and bandwidth when compared with other operational amplifiers. Additionally the slew rate and speed of the op-amp is also improved by applying the pseudo-class-ab approach in a telescopic-cascode op-amp. Because of this reason, the telescopic op-amp is a better choice for low power consumption and low noise applications. In this op-amp, class-ab capacitors C 1 and C 2 are used to further more improve the bandwidth and the dc gain of the operational amplifier. The need to use pseudo differential class- AB telescopic cascoded op-amp is that the op-amp has less signal swing, less dynamic range which is further more compensated by the low noise factor. The telescopic op-amp is smaller than that of folded cascode Operational Transconductance Amplifier (OTA), since the tail transistor directly cuts into output swing from both sides of the operational amplifier. During the sampling phase the two capacitors are charged with the bias voltage of the PMOS and NMOS device. During the amplifying phase, the charge across the capacitor is very less and the PMOS current source is biased with a signal-dependent voltage. To ensure that the voltage across the level-shifting capacitor remains unchanged, the capacitor value is chosen larger than the parasitic capacitance at the gate node of the PMOS device. The equivalent transconductance G m of the amplifier is given by (Jin-Fu Lin 2010) (3.6) 32

9 The transconductance is proportional to the ratio of the parasitic capacitance of PMOS (C p ) and the class-ab capacitor (C 1 + C 2 ). The transconductance of the single stage op-amp is proportional to C L /t settling, where C L is the output loading and t settling is the settling time. For a supply voltage of 1.8V, an initial power budget of 1mW was allotted, which gives total biasing current of 0.5 ma. This is the total current from rail to rail which should be divided into two branches. Then 0.25mA was distributed between two branches of the telescopic op-amp. Generally, the overdrive of PMOS should be higher than NMOS as the mobility of PMOS is approx. 2.5 times less than NMOS. The overdrive voltage of PMOS is 270 mv and overdrive voltage of NMOS is 180 mv which is assigned after a careful analysis. Initial W/L values (in μm) can be chosen by using the current expression in saturation region operation. The initial values assumed for µ n *C ox is 150 µa/v 2 and µ p *C ox is 60 µa/v 2 for first iteration. The saturation region current expression is used to calculate the aspect ratios (W/L) of transistors as the current through them is known and overdrive voltage is assigned. The structure will improve the equivalent value of the stage transconductance leading to more gain and bandwidth for the op-amp. This is an important advantage of this structure. The maximum slew rate that can be obtained by the op-amp is given by (Rudyvande Plassche 2003). (3.7) Figure 3.5 shows the pseudo differential class - AB telescopic cascoded op-amp (Shylu et al. 2014). In this op-amp all transistors are biased in saturation region. Transistors M 1 - M 2, M 7 -M 8 have at least V dsat to offer good common mode rejection, frequency response and gain. 33

10 Figure 3.5 Pseudo differential class - AB telescopic cascoded op-amp with proposed CMFB circuit The switch is disconnected and assuming little charge leakage for the capacitor, the PMOS current source is biased with a suitable voltage that is signal-dependent as well. The capacitor value is chosen larger than the parasitic capacitance at the gate node of the PMOS device to make sure that the voltage across the level-shifting capacitor remains unchanged. The cascades are connected in series between the power supplies resulting in a structure in which the transistors in a branch are connected in a line, so the structure of the op-amp is called as telescopic. Here in the modified op-amp the gain is increased to 43 db when compared to the conventional op-amp. Figure 3.6 shows the AC response of the modified pseudo differential class-ab telescopic op-amp. Figure 3.7 shows the proposed external bias based common mode stabilization method. 34

11 Figure 3.6 AC response of modified pseudo differential class-ab telescopic op-amp Figure 3.7 Proposed external bias based common mode stabilization method using differential output op-amps 35

12 The basic purpose of common-mode stabilization is to maintain the common mode voltage half way between the limits of signal swing. This can be achieved by external common-mode feedback circuit. During the sampling phase, even though the differential gain of this circuit is two, the common mode gain of this MDAC is unity. This is because the two capacitor pairs C 2 and C 3 are connected with a floating switch (i.e. they are sampled without using a commonmode reference voltage).the common mode disturbance is transferred directly to the output without any amplification. In order to stabilize the common-mode output voltage external bias is used. Normally, the op-amp is used only during the amplification phase Φ 2.The common-mode input voltage is determined by CM bias node. During the phase Φ 1 the two capacitors named as C cm are charged to the output common-mode voltage, V cmbias. During this phase the common-mode output voltage V cmbias is connected to the CM bias. But during the phase Φ 2 the capacitors pair C cm are connected between the CM bias node and the differential outputs. In addition, the charge injection from the switches is also reduced Design of charge distribution dynamic comparator In high resolution A/D converters, precision comparators are used. However, the error from a large comparator offset in flash A/D section of pipeline ADC can be compensated with digital error correction technique. The power can be saved by using simple dynamic comparator in low resolution flash A/D converter instead of using a pre-amplifier comparator. Figure 3.8 shows the charge distribution dynamic comparator. The sub-adc in each 1.5 bits per stage consists of two fully differential comparators. Sub-ADC used is an important component of the pipelined stage. A 2 bits per stage flash ADC consists of 3 comparators. By using clk 2p, which falls earlier than clk 2, the bottom-plate sampling of reference voltage is done. When clk 1p goes high, the comparator s outputs are reset. When clk 1p goes low, the transistor Mc is turned on, and the outputs are generated by the positive feedback of M 3 -M 6. 36

13 In 1.5 bits per pipeline stage, there are two comparators. One generates a threshold voltage +V ref /4 and other generates a threshold voltage of -V ref /4. However the positions of the threshold voltages are interchanged to generate the threshold voltage of -V ref /4. The comparators are the major component of sub- ADC and flash ADC in pipelined ADC. Sub-ADC used in the design consists of 1.5 bits per stage. The digital outputs of 1.5 bits per stage are 00, 01 and 10 before digital error correction. VDD CLKLATCH CLKLATCH VOUTN VOUTP CLK1 CLK1 VIN N1 NO VINN CLK2 CLK1E CLK1E CLK2 VTHP VCOM VCOM VTHN CLKLATCH N2 Figure 3.8 Charge distribution dynamic comparator 3.3. PROPOSED 10-BIT PIPELINED ADC WITH PGA Each stage of the pipelined ADC includes a 1.5b/stage sub ADC and a Multiplying Digital-to-Analog-Converter (MDAC). Figure 3.9 shows the proposed architecture of the pipelined ADC with PGA which uses the SCS-CDS in first four stages and op-amp sharing techniques in the remaining stages to reduce the power consumption. The last stage of pipelined ADC is 2-bit flash ADC. The sub ADC resolves 2 bits from an input sample and the MDAC is 37

14 responsible for reconstructing these bits into analog sample, comparing it to the input sample, generating an error signal and amplifying the error signal to be applied to the next stage. Figure 3.9 Architecture of pipelined ADC with PGA integrated in the first stage To reduce power consumption Sample and Hold Amplifier (SHA) is avoided in the front end of the ADC. It uses low gain amplifiers and need two operating phases to avoid double loading problem. The speed increases due to two operating phases. By properly adjusting the operational amplifier transistor size (W/L), bias current and by scaling the capacitor sizes the power consumption of the pipelined ADC is significantly reduced RESULTS AND DISCUSSION In this work, a 10-bit low power pipelined ADC was designed in a 180nm CMOS process with a differential input signal of 1.6V pp, 2/20MHz input frequency, and the supply voltage of 1.8V. A merged split capacitor sharing CDS and op-amp sharing technique was used to reduce the power consumption of 38

15 pipelined ADC. A split-capacitor sharing CDS technique is used in pipelined ADC to overcome the double-loading problem of the time-aligned CDS technique. A modified class-ab pseudo differential telescopic op-amp was developed because of its high power efficiency (Shylu D.S. et al. 2012). The memory effect in the amplifier sharing MDAC is eliminated by using a differential input pair op-amp and adding additional clock resetting phase. By properly adjusting the operational amplifier transistor size (W/L), bias current and by scaling the capacitor sizes, the power consumption has been reduced significantly Sample and hold circuit The schematic of sample and hold circuit is shown in Figure The amplitude of V in + is 0.8V. The amplitude of V in - is 0.8V. Figure 3.10 Schematic of sample and hold circuit 39

16 Figure 3.11 Output waveform of sample and hold circuit for 60MSPS Figure 3.11 and Figure 3.12 shows the transient response of sample and hold circuit for 60 MSPS and 100 MSPS. A sampling clock of time period 0.016μs gives a sampling rate of 60MSPS. A sampling clock of time period 0.01μs gives a sampling rate of 100MSPS. Figure 3.12 Output waveform of sample and hold circuit for 100MSPS 40

17 Figure 3.13 Settling time of fully differential sample and hold circuit Figure 3.13 shows the settling time of sample and hold circuit. The settling time is obtained as 6.62μs 6.392μs. So settling time is 0.2μs for the designed fully differential sample and hold circuit. The circuit consumes a power of 56μW Charge distribution type dynamic comparator The schematic of the comparator circuit is shown in Figure The comparator circuit used is charge distribution type comparator which is suitable for pipelined ADCs. 41

18 Figure 3.14 Schematic of charge distribution type dynamic comparator Figure 3.15 Transient response of dynamic comparator Figure 3.15 shows the transient response of dynamic comparator. The inputs given to the comparator are analog in nature which is of 1.6V pp. The comparator compares the two inputs and if the positive input is greater than the negative input the output becomes logic1otherwise it becomes logic 0. 42

19 Figure 3.16 shows the power obtained for the comparator. The power obtained for the comparator circuit is µw and an average power of µw. Figure 3.16 Power obtained for dynamic comparator Sub ADC The schematic of sub-adc is shown in Figure The sub- ADC block is formed by using two comparators and a XNOR block. The inputs are given to the comparator circuit, and the digital outputs are obtained based on the difference in the inputs given to the comparators. Figure 3.17 Schematic of sub ADC 43

20 Figure 3.18 Transient response of sub - ADC Figure 3.18 shows the transient response of sub-adc. The sub - ADC converts the analog input to a digital value. Sub-ADC used in the design consists of 1.5 bits per stage. The digital outputs of 1.5 bits per stage are 00, 01 and 10 before digital error correction. After digital correction, digital outputs 00, 01, 10, 11 are produced. There is no digital code 11 before correction. Hence it is called 1.5 bits per stage. Sub- ADC requires only 2 comparators. One generates a threshold voltage +V ref /4 and other generates a threshold voltage of -V ref /3. The positions of the threshold voltages are interchanged to generate the threshold voltage -V ref /3, two outputs a MSB bit and a LSB bit. Figure 3.19 shows the power obtained of sub-adc. The sub-adc has a power consumption of µm and an average power of µm. Figure 3.19 Power obtained for sub-adc 44

21 3.4.4 Design and simulation of sub-dac Figure 3.20 shows the sub-dac. The control signals x, y, z generated by the sub-adc digital circuit is used to control the sub-dac to get the required analog output. The DAC-output follows the analog input. Fig 3.20 Circuit diagram of sub-dac Figure 3.21 Schematic of sub-dac 45

22 The DAC unit consists of a sub-adc and an XNOR gate. The schematic of the Sub-DAC is shown in Figure Figure 3.22 Transient response of sub-dac Transient response of DAC unit is shown in Figure 3.22.The digital input is converted into an analog signal. Figure 3.23 shows the power consumption for DAC unit. The power obtained for the DAC unit is µW and an average power of µw. Figure 3.23 Power consumption obtained for DAC 46

23 3.4.5 Pseudo differential class-ab telescopic cascoded op-amp The schematic of telescopic cascoded op-amp is shown in Figure Figure 3.25 shows the transient response of telescopic op-amp. The inputs Vin+ and Vin- are of 1.6 V pp and the outputs V o + and V o - have a peak to peak of 1.8V. Figure 3.24 Schematic of telescopic cascoded op-amp 3.25 Transient waveform of telescopic op-amp 47

24 The AC response of the operational amplifier is shown in Figure It is observed that the dc gain of the pseudo differential class-ab telescopic operational amplifier is improved to dB.The phase margin of the designed pseudo differential class-ab telescopic op-amp is The phase degree at which the dc gain becomes zero is known as the phase margin of an operational amplifier. Figure 3.26 AC response of pseudo differential class-ab telescopic op-amp Figure 3.27 shows the test circuit used for obtaining the CMRR and the slew rate. Figure 3.27 Op-amp test circuit 48

25 Figure 3.28 shows Common mode rejection ratio (CMRR) of op-amp. The CMRR of the operational amplifier obtained is 43.4dB. The value is almost equal to the dc gain of the operational amplifier. The CMRR of an op-amp is the rejection by the device of unwanted input signals common to both input leads, relative to the wanted difference signal db Figure 3.28 CMRR of op-amp Figure 3.29 Slew rate of op-amp The output waveform of the slew rate is shown in Figure The maximum slew rate that can be obtained by the operational amplifier is given by, 2πV peak f max which is 2*3.14*1.6*10MHz. The theoretical value 49

26 obtained is V/µs. The slew rate of the pseudo differential op-amp is given by where is the tail current and is the load capacitance. The slew rate obtained is V/µs. The slew rate can be a value greater than or equal to the maximum slew rate of an operational amplifier. Slew rate is defined as the maximum rate of change of output voltage per unit time and is expressed as volt per micro second. The settling time of an amplifier is the time elapsed from the application of an ideal instantaneous step input to the time at which the amplifier output has entered and remained within a specified error band, usually symmetrical about the final value. The settling time of the pseudo differential class-ab telescopic operational amplifier is µs. Table 3.1 shows the performance summary of pseudo differential telescopic cascoded operational amplifier. Table 3.1 Performance summary of pseudo differential telescopic cascoded operational amplifier Parameters Technology Values 180nm Supply voltage 1.8V Input range 1.6Vpp Phase margin Unity gain bandwidth DC gain CMRR Slew rate MHz dB 43.4dB V/µs Settling time µs 50

27 3.4.6 Op-amp sharing MDAC stage The schematic of the op-amp sharing MDAC is shown in Figure 3.30.The schematic shown is used for stage 5 and stage 6. Since the op-amp is used for both the stages, power consumption can be reduced for a certain limit (Beom-Soo Park et al. 2009) Figure 3.30 Schematic of op-amp sharing MDAC The output waveform obtained for the op-amp sharing MDAC stage is shown in Figure The residue outputs of the stages are V outn and V outp. The power output obtained for the MDAC stage is shown in Figure The total power obtained for the stage is mW and the average power obtained is 509.0µW. Figure 3.31 Output waveform of op-amp sharing MDAC 51

28 mW Figure 3.32 Power consumption obtained for op-amp sharing MDAC Flash ADC The schematic of Flash ADC is shown in Figure Flash ADC is a type of analog to digital converter which consists of resistor ladder network along with to compare the input voltage to successive reference voltages (Beom-Soo Park et al. 2009). Often these reference ladders are constructed of many resistors. A Flash converter requires 2 n -1 comparators for an n-bit conversion. For a 2-bit Flash ADC, 3 comparators are required. Figure 3.33 Schematic of Flash ADC 52

29 Figure 3.34 Output waveform of Flash ADC Figure 3.34 shows the output waveform of Flash ADC. The power obtained for the Flash ADC circuit using the dynamic comparator is µW and an average power of µw. Figure 3.35 shows the power consumption of Flash ADC µW Figure 3.35 Power consumption of Flash ADC 53

30 3.4.8 Digital error correction logic Figure 3.36 shows the schematic of digital error correction logic circuit for the pipelined ADC with D flip-flops and full adders µW Figure 3.36 Schematic of digital error correction logic circuit Figure 3.37 shows the schematic of the full adder circuit for the digital error correction circuit. Figure 3.37 Schematic of full adder circuit 54

31 Figure 3.38 shows the output waveform of the full adder. Sum and carry outputs are obtained based on the inputs a, b and cin. Figure 3.38 Output of full adder circuit Figure 3.39 shows the schematic of the D flip-flop used in the digital error correction logic. Figure 3.39 Schematic of D flip-flop 55

32 Figure 3.40 Output of D flip-flop Figure 3.40 shows the output of D-flip-flop. Based on the clock input the output follows the input bit pipelined ADC Figure 3.41 shows the schematic of 10-bit pipelined ADC using SCS-CDS and op-amp sharing technique. All the sub blocks including Sub-ADC, Sub-DAC, Dynamic comparator, op-amp, Digital error correction logic and Flash ADC are integrated to form 10-bit pipelined ADC. Figure 3.41 Schematic of 10-bit pipelined ADC using SCS-CDS and op-amp sharing technique 56

33 The transient response for the 10-bit pipelined ADC is shown in Figure The 10-bit digital output is obtained for the analog input voltage. The power consumption obtained for 10-bit pipelined ADC is shown in Figure The power consumption obtained is 7.629mW. Figure 3.42 Transient response of 10-bit pipelined ADC mw Figure 3.43 Power consumption of 10-bit pipelined ADC 57

34 Table 3.2 Power consumption obtained for sub-circuits Sub-circuits Total Power obtained Sample and hold 56µW Comparator µW Sub ADC µW DAC µw Op-amp sharing stage mW Stage µw Flash ADC mW 10-bit pipelined ADC 7.629mW The static performance of the pipelined ADC is given by the differential nonlinearity (DNL) and integral nonlinearity (INL) respectively. (3.8) The obtained differential nonlinearity (DNL) is illustrated in Figure Figure 3.44 Obtained DNL 58

35 Figure 3.45 Obtained INL The obtained integral nonlinearity (INL) is illustrated in Figure The DNL is within +0.31/-0.31 LSB, the INL is within +0.74/-0.74 LSB at 100 MSPS. Figure 3.46 FFT Spectrum of 10 bit pipelined ADC The obtained output Fast Fourier Transform (FFT) spectrum with a 20 MHz sinusoidal input at 1.8V and 100MSPS is plotted in Figure The obtained the SFDR is about 62.9dB, the SNDR is about db, Figure of 59

36 merit is 0.133pJ/step and ENOB is about The obtained dynamic performance versus input frequency is shown in Figure In general, conversion time depends on the clock frequency and the resolution. In this design, since the clock frequency is 100MSPS and the resolution is 10 bit, the conversion time was found to be 1ns. The obtained dynamic performance versus MSPS of 100MSPS is shown in Figure Conversion time can be calculated based on the equation (3.9) and it depends on clock frequency and resolution. (3.9) Figure 3.47 Obtained SNDR, SFDR and ENOB with input frequency 100 MSPS) Figure 3.48 Obtained SNDR, SFDR and ENOB with MSPS in =20 MHz) 60

37 The FOM of the proposed pipelined ADC is 0.133pJ/s. The equation for FOM is given below (Meganathan et al. 2009) Layout area (3.10) A 10 bit pipelined ADC at 100 MSPS is designed using split-capacitor sharing correlated double sampling (SCS-CDS) and op-amp sharing technique to improve the performance of ADC. This architecture solves all the drawbacks of conventional CDS technique and reduces the power consumption. Simulation result shows that a new architecture of pipelined ADC consumes less power and therefore this pipelined ADC suitable for wireless applications. Figure 3.49 shows the layout of the designed 10-bit pipelined ADC. Figure 3.50 shows the layout of Programmable Gain Amplifier by using switched capacitor topology. The area obtained for the programmable gain amplifier using switched capacitor topology is 36.01*37.29= µm 2. Figure 3.49 Layout of the designed 10-bit pipelined ADC 61

38 Figure 3.50 Layout of programmable gain amplifier Area of various sub-circuits using switched capacitor topology The area obtained for various sub-circuits is shown in Table 3.3. Table 3.3 Area obtained for various sub-circuits Name of the sub-circuits Area (mm 2 ) Sample and hold Dynamic comparator D flip-flop Sub ADC Full adder bit Flash ADC Sub DAC Op-amp sharing stage SCS-CDS Digital error correction logic PGA bit pipelined ADC

39 Table 3.4 Performance summary of 10 bit pipelined ADC using SCS-CDS and op-amp sharing technique Parameters Power Supply Input Frequency Input Range Power consumption Power consumption with PGA Sampling rate DNL INL SFDR SNDR FOM ENOB Values 1.8 V 20 MHz 1.6Vpp 7.629mW 25.54mW 100 MSPS +0.31/-0.31 LSB +0.74/-0.74LSB 62.9 db 56.15dB 0.133pJ/step 9.03 bits Area mm 2 Conversion Time 1ns Table 3.4 shows the performance comparison of the designed pipelined ADC with reported ADC and the performance comparison of the designed pipelined ADC with few reported ADC from literature is presented in Table

40 Table 3.5 Performance comparison of the designed pipelined ADC with reported ADCs Reference Supply Voltage(V) Technology (nm) Resolution (bits) Sampling (MSPS) SFDR(dB) SNDR(dB) FOM pj/conv.step DNL/LNL (LSB) Power (mw) Area(mm 2 ) Li et al. (2002) fj/ conv step -0.8/ Kim et al. (2008) / Lin et al. (2010) Jin-Fu et al. (2010) /1, /2/ Megnathan et al. (2010) /-0.17/ +0.42/ Present work /-0.31/ +0.74/ A 10 bit pipelined ADC at 100 MSPS is designed using a split-capacitor sharing correlated double sampling (SCS-CDS) technique and op-amp sharing technique to improve the performance of ADC. Simulation result shows that a new architecture of pipelined ADC with the integration of Split-Capacitor CDS and op-amp sharing technique consumes less power and therefore this pipelined ADC is suitable for wireless applications. 64

41 3.5 POST LAYOUT SIMULATION Pipelined ADC has various blocks such as sample and hold circuit, comparator, MDAC, sub-adc, sub-dac, op-amp, digital error correction circuit and Flash ADC Post layout simulation of 10-bit pipelined ADC Figure 3.51 show the Layout versus Schematic (LVS) of 10 bit pipelined ADC. Figure 3.52 shows the post layout simulation of 10-bit pipelined ADC using SCS-CDS technique. Figure 3.51 Layout versus schematic of 10- bit pipelined ADC 65

42 Figure 3.52 Post layout simulation of 10- bit pipelined ADC 3.6 SUMMARY This work describes a 10 bit 100MSPS low power pipelined analog to digital converter. This architecture employs split capacitor sharing CDS and opamp sharing MDAC circuits for power reduction. The sub circuits of various stages were integrated to form the single bit stage which was then cascaded to form the 10-bit pipelined ADC. A 2-bit Flash ADC used at the last stage of the 10-bit pipelined ADC was designed using a resistor divider branch and three clocked dynamic comparators. To correct the output of analog chain which generates 18 bits, delay elements and full adders are included, as the digital correction which generates the final 10 bit output. Simulation results show that there is 16% of power reduction with the proposed split capacitor sharing CDS technique in 10-bit pipelined ADC. Also the Layout Versus Schematic (LVS) and the post layout simulation of the proposed system have been completed and Graphical Data Stream Information Interchange (GDS-II) file was obtained. 66

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER M. Taherzadeh-Sani, R. Lotfi, and O. Shoaei ABSTRACT A novel class-ab architecture for single-stage operational amplifiers is presented. The structure

More information

IMPLEMENTING THE 10-BIT, 50MS/SEC PIPELINED ADC

IMPLEMENTING THE 10-BIT, 50MS/SEC PIPELINED ADC 98 CHAPTER 5 IMPLEMENTING THE 0-BIT, 50MS/SEC PIPELINED ADC 99 5.0 INTRODUCTION This chapter is devoted to describe the implementation of a 0-bit, 50MS/sec pipelined ADC with different stage resolutions

More information

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem A report Submitted to Canopus Systems Inc. Zuhail Sainudeen and Navid Yazdi Arizona State University July 2001 1. Overview

More information

Low-Power Pipelined ADC Design for Wireless LANs

Low-Power Pipelined ADC Design for Wireless LANs Low-Power Pipelined ADC Design for Wireless LANs J. Arias, D. Bisbal, J. San Pablo, L. Quintanilla, L. Enriquez, J. Vicente, J. Barbolla Dept. de Electricidad y Electrónica, E.T.S.I. de Telecomunicación,

More information

Advanced Operational Amplifiers

Advanced Operational Amplifiers IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage

More information

A 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier

A 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier A 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier Hyunui Lee, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology, Japan Outline Background Body voltage controlled

More information

Index terms: Analog to Digital conversion, capacitor sharing, high speed OPAMP-sharing pipelined analog to digital convertor, Low power.

Index terms: Analog to Digital conversion, capacitor sharing, high speed OPAMP-sharing pipelined analog to digital convertor, Low power. Pipeline ADC using Switched Capacitor Sharing Technique with 2.5 V, 10-bit Ankit Jain Dept. of Electronics and Communication, Indore Institute of Science & Technology, Indore, India Abstract: This paper

More information

ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4

ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4 ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4 25.4 A 1.8V 14b 10MS/s Pipelined ADC in 0.18µm CMOS with 99dB SFDR Yun Chiu, Paul R. Gray, Borivoje Nikolic University of California, Berkeley,

More information

ECEN 474/704 Lab 6: Differential Pairs

ECEN 474/704 Lab 6: Differential Pairs ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers

More information

DESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY

DESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY DESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY Neha Bakawale Departmentof Electronics & Instrumentation Engineering, Shri G. S. Institute of

More information

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier Chapter 5 Operational Amplifiers and Source Followers 5.1 Operational Amplifier In single ended operation the output is measured with respect to a fixed potential, usually ground, whereas in double-ended

More information

Design of High-Speed Op-Amps for Signal Processing

Design of High-Speed Op-Amps for Signal Processing Design of High-Speed Op-Amps for Signal Processing R. Jacob (Jake) Baker, PhD, PE Professor and Chair Boise State University 1910 University Dr. Boise, ID 83725-2075 jbaker@ieee.org Abstract - As CMOS

More information

A Unity Gain Fully-Differential 10bit and 40MSps Sample-And-Hold Amplifier in 0.18μm CMOS

A Unity Gain Fully-Differential 10bit and 40MSps Sample-And-Hold Amplifier in 0.18μm CMOS A Unity Gain Fully-Differential 0bit and 40MSps Sample-And-Hold Amplifier in 0.8μm CMOS Sanaz Haddadian, and Rahele Hedayati Abstract A 0bit, 40 MSps, sample and hold, implemented in 0.8-μm CMOS technology

More information

Design of Pipeline Analog to Digital Converter

Design of Pipeline Analog to Digital Converter Design of Pipeline Analog to Digital Converter Vivek Tripathi, Chandrajit Debnath, Rakesh Malik STMicroelectronics The pipeline analog-to-digital converter (ADC) architecture is the most popular topology

More information

A 35 fj 10b 160 MS/s Pipelined- SAR ADC with Decoupled Flip- Around MDAC and Self- Embedded Offset Cancellation

A 35 fj 10b 160 MS/s Pipelined- SAR ADC with Decoupled Flip- Around MDAC and Self- Embedded Offset Cancellation Y. Zu, C.- H. Chan, S.- W. Sin, S.- P. U, R.P. Martins, F. Maloberti: "A 35 fj 10b 160 MS/s Pipelined-SAR ADC with Decoupled Flip-Around MDAC and Self- Embedded Offset Cancellation"; IEEE Asian Solid-

More information

Modeling and Implementation of A 6-Bit, 50MHz Pipelined ADC in CMOS

Modeling and Implementation of A 6-Bit, 50MHz Pipelined ADC in CMOS Master s Thesis Modeling and Implementation of A 6-Bit, 50MHz Pipelined ADC in CMOS Qazi Omar Farooq Department of Electrical and Information Technology, Faculty of Engineering, LTH, Lund University, 2016.

More information

A Low Power Gain Boosted Fully Differential OTA for a 10bit pipelined ADC

A Low Power Gain Boosted Fully Differential OTA for a 10bit pipelined ADC IOSR Journal of Engineering e-issn: 2250-3021, p-issn: 2278-8719, Vol. 2, Issue 12 (Dec. 2012) V2 PP 22-27 A Low Power Gain Boosted Fully Differential OTA for a 10bit pipelined ADC A J Sowjanya.K 1, D.S.Shylu

More information

Design of an Assembly Line Structure ADC

Design of an Assembly Line Structure ADC Design of an Assembly Line Structure ADC Chen Hu 1, Feng Xie 1,Ming Yin 1 1 Department of Electronic Engineering, Naval University of Engineering, Wuhan, China Abstract This paper presents a circuit design

More information

Design and Simulation of Low Voltage Operational Amplifier

Design and Simulation of Low Voltage Operational Amplifier Design and Simulation of Low Voltage Operational Amplifier Zach Nelson Department of Electrical Engineering, University of Nevada, Las Vegas 4505 S Maryland Pkwy, Las Vegas, NV 89154 United States of America

More information

Design of Analog and Mixed Integrated Circuits and Systems Theory Exercises

Design of Analog and Mixed Integrated Circuits and Systems Theory Exercises 102726 Design of nalog and Mixed Theory Exercises Francesc Serra Graells http://www.cnm.es/~pserra/uab/damics paco.serra@imb-cnm.csic.es 1 Introduction to the Design of nalog Integrated Circuits 1.1 The

More information

2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS

2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS November 30 - December 3, 2008 Venetian Macao Resort-Hotel Macao, China IEEE Catalog Number: CFP08APC-USB ISBN: 978-1-4244-2342-2 Library of Congress:

More information

Rail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation

Rail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation Rail-To-Rail Op-Amp Design with Negative Miller Capacitance Compensation Muhaned Zaidi, Ian Grout, Abu Khari bin A ain Abstract In this paper, a two-stage op-amp design is considered using both Miller

More information

Chapter 13: Introduction to Switched- Capacitor Circuits

Chapter 13: Introduction to Switched- Capacitor Circuits Chapter 13: Introduction to Switched- Capacitor Circuits 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4 Switched-Capacitor Integrator 13.5 Switched-Capacitor

More information

A Low-Voltage, Low-Power, Two-Stage Amplifier for Switched-Capacitor Applications in 90 nm CMOS Process

A Low-Voltage, Low-Power, Two-Stage Amplifier for Switched-Capacitor Applications in 90 nm CMOS Process A Low-Voltage, Low-Power, Two-Stage Amplifier for Switched-Capacitor Applications in 90 nm CMOS Process S. H. Mirhosseini* and A. Ayatollahi* Downloaded from ijeee.iust.ac.ir at 16:45 IRDT on Tuesday April

More information

A NOVEL MDAC SUITABLE FOR A 14B, 120MS/S ADC, USING A NEW FOLDED CASCODE OP-AMP

A NOVEL MDAC SUITABLE FOR A 14B, 120MS/S ADC, USING A NEW FOLDED CASCODE OP-AMP A NOVEL MDAC SUITABLE FOR A 14B, 120MS/S ADC, USING A NEW FOLDED CASCODE OP-AMP Noushin Ghaderi 1, Khayrollah Hadidi 2 and Bahar Barani 3 1 Faculty of Engineering, Shahrekord University, Shahrekord, Iran

More information

4 Bits 250MHz Sampling Rate CMOS Pipelined Analog-to-Digital Converter

4 Bits 250MHz Sampling Rate CMOS Pipelined Analog-to-Digital Converter 4 Bits 250MHz Sampling Rate CMOS Pipelined Analog-to-Digital Converter Jinrong Wang B.Sc. Ningbo University Supervisor: dr.ir. Wouter A. Serdijn Submitted to The Faculty of Electrical Engineering, Mathematics

More information

CHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations

CHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations CHAPTER 3 Instrumentation Amplifier (IA) Background 3.1 Introduction The IAs are key circuits in many sensor readout systems where, there is a need to amplify small differential signals in the presence

More information

RECENTLY, low-voltage and low-power circuit design

RECENTLY, low-voltage and low-power circuit design IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 4, APRIL 2008 319 A Programmable 0.8-V 10-bit 60-MS/s 19.2-mW 0.13-m CMOS ADC Operating Down to 0.5 V Hee-Cheol Choi, Young-Ju

More information

Design of a Folded Cascode Operational Amplifier in a 1.2 Micron Silicon-Carbide CMOS Process

Design of a Folded Cascode Operational Amplifier in a 1.2 Micron Silicon-Carbide CMOS Process University of Arkansas, Fayetteville ScholarWorks@UARK Electrical Engineering Undergraduate Honors Theses Electrical Engineering 5-2017 Design of a Folded Cascode Operational Amplifier in a 1.2 Micron

More information

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN 93 CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN 4.1 INTRODUCTION Ultra Wide Band (UWB) system is capable of transmitting data over a wide spectrum of frequency bands with low power and high data

More information

An Ultra Low-Voltage and Low-Power OTA Using Bulk-Input Technique and Its Application in Active-RC Filters

An Ultra Low-Voltage and Low-Power OTA Using Bulk-Input Technique and Its Application in Active-RC Filters Circuits and Systems, 2011, 2, 183-189 doi:10.4236/cs.2011.23026 Published Online July 2011 (http://www.scirp.org/journal/cs) An Ultra Low-Voltage and Low-Power OTA Using Bulk-Input Technique and Its Application

More information

A CMOS Low-Voltage, High-Gain Op-Amp

A CMOS Low-Voltage, High-Gain Op-Amp A CMOS Low-Voltage, High-Gain Op-Amp G N Lu and G Sou LEAM, Université Pierre et Marie Curie Case 203, 4 place Jussieu, 75252 Paris Cedex 05, France Telephone: (33 1) 44 27 75 11 Fax: (33 1) 44 27 48 37

More information

Operational Amplifier with Two-Stage Gain-Boost

Operational Amplifier with Two-Stage Gain-Boost Proceedings of the 6th WSEAS International Conference on Simulation, Modelling and Optimization, Lisbon, Portugal, September 22-24, 2006 482 Operational Amplifier with Two-Stage Gain-Boost FRANZ SCHLÖGL

More information

10-Bit 5MHz Pipeline A/D Converter. Kannan Sockalingam and Rick Thibodeau

10-Bit 5MHz Pipeline A/D Converter. Kannan Sockalingam and Rick Thibodeau 10-Bit 5MHz Pipeline A/D Converter Kannan Sockalingam and Rick Thibodeau July 30, 2002 Contents 1 Introduction 8 1.1 Project Overview........................... 8 1.2 Objective...............................

More information

Lecture 3 Switched-Capacitor Circuits Trevor Caldwell

Lecture 3 Switched-Capacitor Circuits Trevor Caldwell Advanced Analog Circuits Lecture 3 Switched-Capacitor Circuits Trevor Caldwell trevor.caldwell@analog.com Lecture Plan Date Lecture (Wednesday 2-4pm) Reference Homework 2017-01-11 1 MOD1 & MOD2 ST 2, 3,

More information

Optimizing the Stage Resolution of a 10-Bit, 50 Ms/Sec Pipelined A/D Converter & Its Impact on Speed, Power, Area, and Linearity

Optimizing the Stage Resolution of a 10-Bit, 50 Ms/Sec Pipelined A/D Converter & Its Impact on Speed, Power, Area, and Linearity Circuits and Systems, 202, 3, 66-75 http://dx.doi.org/0.4236/cs.202.32022 Published Online April 202 (http://www.scirp.org/journal/cs) Optimizing the Stage Resolution of a 0-Bit, 50 Ms/Sec Pipelined A/D

More information

A new class AB folded-cascode operational amplifier

A new class AB folded-cascode operational amplifier A new class AB folded-cascode operational amplifier Mohammad Yavari a) Integrated Circuits Design Laboratory, Department of Electrical Engineering, Amirkabir University of Technology, Tehran, Iran a) myavari@aut.ac.ir

More information

Performance Evaluation of Different Types of CMOS Operational Transconductance Amplifier

Performance Evaluation of Different Types of CMOS Operational Transconductance Amplifier Performance Evaluation of Different Types of CMOS Operational Transconductance Amplifier Kalpesh B. Pandya 1, Kehul A. shah 2 1 Gujarat Technological University, Department of Electronics & Communication,

More information

Revision History. Contents

Revision History. Contents Revision History Ver. # Rev. Date Rev. By Comment 0.0 9/15/2012 Initial draft 1.0 9/16/2012 Remove class A part 2.0 9/17/2012 Comments and problem 2 added 3.0 10/3/2012 cmdmprobe re-simulation, add supplement

More information

620 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 45, NO. 3, MARCH /$ IEEE

620 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 45, NO. 3, MARCH /$ IEEE 620 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 45, NO. 3, MARCH 2010 A 12 bit 50 MS/s CMOS Nyquist A/D Converter With a Fully Differential Class-AB Switched Op-Amp Young-Ju Kim, Hee-Cheol Choi, Gil-Cho

More information

Chapter 12 Opertational Amplifier Circuits

Chapter 12 Opertational Amplifier Circuits 1 Chapter 12 Opertational Amplifier Circuits Learning Objectives 1) The design and analysis of the two basic CMOS op-amp architectures: the two-stage circuit and the single-stage, folded cascode circuit.

More information

Operational Amplifiers

Operational Amplifiers CHAPTER 9 Operational Amplifiers Analog IC Analysis and Design 9- Chih-Cheng Hsieh Outline. General Consideration. One-Stage Op Amps / Two-Stage Op Amps 3. Gain Boosting 4. Common-Mode Feedback 5. Input

More information

IOWA STATE UNIVERSITY. EE501 Project. Fully Differential Multi-Stage Op-Amp Design. Ryan Boesch 11/12/2008

IOWA STATE UNIVERSITY. EE501 Project. Fully Differential Multi-Stage Op-Amp Design. Ryan Boesch 11/12/2008 IOWA STATE UNIVERSITY EE501 Project Fully Differential Multi-Stage Op-Amp Design Ryan Boesch 11/12/2008 This report documents the design, simulation, layout, and post-layout simulation of a fully differential

More information

An Analog Phase-Locked Loop

An Analog Phase-Locked Loop 1 An Analog Phase-Locked Loop Greg Flewelling ABSTRACT This report discusses the design, simulation, and layout of an Analog Phase-Locked Loop (APLL). The circuit consists of five major parts: A differential

More information

IN the design of the fine comparator for a CMOS two-step flash A/D converter, the main design issues are offset cancelation

IN the design of the fine comparator for a CMOS two-step flash A/D converter, the main design issues are offset cancelation JOURNAL OF STELLAR EE315 CIRCUITS 1 A 60-MHz 150-µV Fully-Differential Comparator Erik P. Anderson and Jonathan S. Daniels (Invited Paper) Abstract The overall performance of two-step flash A/D converters

More information

A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption

A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption IEEE Transactions on circuits and systems- Vol 59 No:3 March 2012 Abstract A class AB audio amplifier is used to drive

More information

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 02, 2016 ISSN (online):

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 02, 2016 ISSN (online): IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 02, 2016 ISSN (online): 2321-0613 Design & Analysis of CMOS Telescopic Operational Transconductance Amplifier (OTA) with

More information

Design of 1.8V, 72MS/s 12 Bit Pipeline ADC in 0.18µm Technology

Design of 1.8V, 72MS/s 12 Bit Pipeline ADC in 0.18µm Technology Design of 1.8V, 72MS/s 12 Bit Pipeline ADC in 0.18µm Technology Ravi Kumar 1, Seema Kanathe 2 ¹PG Scholar, Department of Electronics and Communication, Suresh GyanVihar University, Jaipur, India ²Assistant

More information

Analog Integrated Circuit Design Exercise 1

Analog Integrated Circuit Design Exercise 1 Analog Integrated Circuit Design Exercise 1 Integrated Electronic Systems Lab Prof. Dr.-Ing. Klaus Hofmann M.Sc. Katrin Hirmer, M.Sc. Sreekesh Lakshminarayanan Status: 21.10.2015 Pre-Assignments The lecture

More information

A Successive Approximation ADC based on a new Segmented DAC

A Successive Approximation ADC based on a new Segmented DAC A Successive Approximation ADC based on a new Segmented DAC segmented current-mode DAC successive approximation ADC bi-direction segmented current-mode DAC DAC INL 0.47 LSB DNL 0.154 LSB DAC 3V 8 2MS/s

More information

DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN WITH LATCH NETWORK. Thota Keerthi* 1, Ch. Anil Kumar 2

DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN WITH LATCH NETWORK. Thota Keerthi* 1, Ch. Anil Kumar 2 ISSN 2277-2685 IJESR/October 2014/ Vol-4/Issue-10/682-687 Thota Keerthi et al./ International Journal of Engineering & Science Research DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN

More information

Pankaj Naik Electronic and Instrumentation Deptt. SGSITS, Indore, India. Priyanka Sharma Electronic and. SGSITS, Indore, India

Pankaj Naik Electronic and Instrumentation Deptt. SGSITS, Indore, India. Priyanka Sharma Electronic and. SGSITS, Indore, India Designing Of Current Mode Instrumentation Amplifier For Bio-Signal Using 180nm CMOS Technology Sonu Mourya Electronic and Instrumentation Deptt. SGSITS, Indore, India Pankaj Naik Electronic and Instrumentation

More information

A 80Ms/sec 10bit PIPELINED ADC Using 1.5Bit Stages And Built-in Digital Error Correction Logic

A 80Ms/sec 10bit PIPELINED ADC Using 1.5Bit Stages And Built-in Digital Error Correction Logic A 80Ms/sec 10bit PIPELINED ADC Using 1.5Bit Stages And Built-in Digital Error Correction Logic Abstract P.Prasad Rao 1 and Prof.K.Lal Kishore 2, 1 Research Scholar, JNTU-Hyderabad prasadrao_hod@yahoo.co.in

More information

Tuesday, March 1st, 9:15 11:00. Snorre Aunet Nanoelectronics group Department of Informatics University of Oslo.

Tuesday, March 1st, 9:15 11:00. Snorre Aunet Nanoelectronics group Department of Informatics University of Oslo. Nyquist Analog to Digital it Converters Tuesday, March 1st, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo 3.1 Introduction 3.1.1 DAC applications

More information

Design of High Gain Two stage Op-Amp using 90nm Technology

Design of High Gain Two stage Op-Amp using 90nm Technology Design of High Gain Two stage Op-Amp using 90nm Technology Shaik Aqeel 1, P. Krishna Deva 2, C. Mahesh Babu 3 and R.Ganesh 4 1 CVR College of Engineering/UG Student, Hyderabad, India 2 CVR College of Engineering/UG

More information

Design of a Sample and Hold Circuit using Rail to Rail Low Voltage Compact Operational Amplifier and bootstrap Switching

Design of a Sample and Hold Circuit using Rail to Rail Low Voltage Compact Operational Amplifier and bootstrap Switching RESEARCH ARTICLE OPEN ACCESS Design of a Sample and Hold Circuit using Rail to Rail Low Voltage Compact Operational Amplifier and bootstrap Switching Annu Saini, Prity Yadav (M.Tech. Student, Department

More information

Publication [P3] By choosing to view this document, you agree to all provisions of the copyright laws protecting it.

Publication [P3] By choosing to view this document, you agree to all provisions of the copyright laws protecting it. Publication [P3] Copyright c 2006 IEEE. Reprinted, with permission, from Proceedings of IEEE International Solid-State Circuits Conference, Digest of Technical Papers, 5-9 Feb. 2006, pp. 488 489. This

More information

Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage

Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage Sadeque Reza Khan Department of Electronic and Communication Engineering, National

More information

Low-Voltage Wide Linear Range Tunable Operational Transconductance Amplifier

Low-Voltage Wide Linear Range Tunable Operational Transconductance Amplifier Low-Voltage Wide Linear Range Tunable Operational Transconductance Amplifier A dissertation submitted in partial fulfillment of the requirement for the award of degree of Master of Technology in VLSI Design

More information

Sensors & Transducers Published by IFSA Publishing, S. L.,

Sensors & Transducers Published by IFSA Publishing, S. L., Sensors & Transducers Published by IFSA Publishing, S. L., 208 http://www.sensorsportal.com Fully Differential Operation Amplifier Using Self Cascode MOSFET Structure for High Slew Rate Applications Kalpraj

More information

UCLA UCLA Electronic Theses and Dissertations

UCLA UCLA Electronic Theses and Dissertations UCLA UCLA Electronic Theses and Dissertations Title An 11-bit 20MS/s Pipelined Analog-to-Digital Converter with Op Amp Sharing Permalink https://escholarship.org/uc/item/0bg2v018 Author Kong, Long Publication

More information

A Low Power Analog Front End Capable of Monitoring Knee Movements to Detect Injury

A Low Power Analog Front End Capable of Monitoring Knee Movements to Detect Injury A Low Power Analog Front End Capable of Monitoring Knee Movements to Detect Injury Garren Boggs, Hua Chen, Sridhar Sivapurapu ECE 6414 Final Presentation Outline Motivation System Overview Analog Front

More information

A 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset and over-120db CMRR

A 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset and over-120db CMRR ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 20, Number 4, 2017, 301 312 A 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset

More information

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Radivoje Đurić, 2015, Analogna Integrisana Kola 1 Low power OTA 1 Two-Stage, Miller Op Amp Operating in Weak Inversion Low frequency response: gm1 gm6 Av 0 g g g g A v 0 ds2 ds4 ds6 ds7 I D m, ds D nvt g g I n GB and SR: GB 1 1 n 1 2 4 6 6 7 g 2 2 m1

More information

Analog Integrated Circuits. Lecture 7: OpampDesign

Analog Integrated Circuits. Lecture 7: OpampDesign Analog Integrated Circuits Lecture 7: OpampDesign ELC 601 Fall 2013 Dr. Ahmed Nader Dr. Mohamed M. Aboudina anader@ieee.org maboudina@gmail.com Department of Electronics and Communications Engineering

More information

Tuesday, March 22nd, 9:15 11:00

Tuesday, March 22nd, 9:15 11:00 Nonlinearity it and mismatch Tuesday, March 22nd, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 22nd of March:

More information

Ultra Low Static Power OTA with Slew Rate Enhancement

Ultra Low Static Power OTA with Slew Rate Enhancement ECE 595B Analog IC Design Design Project Fall 2009 Project Proposal Ultra Low Static Power OTA with Slew Rate Enhancement Patrick Wesskamp PUID: 00230-83995 1) Introduction In this design project I plan

More information

DESIGN AND ANALYSIS OF A TWO STAGE MILLER COMPENSATED OP-AMP SUITABLE FOR ADC APPLICATIONS

DESIGN AND ANALYSIS OF A TWO STAGE MILLER COMPENSATED OP-AMP SUITABLE FOR ADC APPLICATIONS DESIGN AND ANALYSIS OF A TWO STAGE MILLER COMPENSATED OP-AMP SUITABLE FOR ADC APPLICATIONS D.S. Shylu 1, D. Jackuline Moni 2, Benazir Kooran 3 1 Assistant Professor (SG), Electronics and Communication

More information

TWO AND ONE STAGES OTA

TWO AND ONE STAGES OTA TWO AND ONE STAGES OTA F. Maloberti Department of Electronics Integrated Microsystem Group University of Pavia, 7100 Pavia, Italy franco@ele.unipv.it tel. +39-38-50505; fax. +39-038-505677 474 EE Department

More information

A 2-bit/step SAR ADC structure with one radix-4 DAC

A 2-bit/step SAR ADC structure with one radix-4 DAC A 2-bit/step SAR ADC structure with one radix-4 DAC M. H. M. Larijani and M. B. Ghaznavi-Ghoushchi a) School of Engineering, Shahed University, Tehran, Iran a) ghaznavi@shahed.ac.ir Abstract: In this letter,

More information

A Low-Power Pipeline ADC with Front-End Capacitor-Sharing. Guangzhao Zhang

A Low-Power Pipeline ADC with Front-End Capacitor-Sharing. Guangzhao Zhang A Low-Power Pipeline ADC with Front-End Capacitor-Sharing by Guangzhao Zhang A thesis submitted in conformity with the requirements for the degree of Masters of Applied Science Graduate Department of Electrical

More information

Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications

Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications Prema Kumar. G Shravan Kudikala Casest, School Of Physics Casest, School Of Physics University Of Hyderabad

More information

A New Design Technique of CMOS Current Feed Back Operational Amplifier (CFOA)

A New Design Technique of CMOS Current Feed Back Operational Amplifier (CFOA) Circuits and Systems, 2013, 4, 11-15 http://dx.doi.org/10.4236/cs.2013.41003 Published Online January 2013 (http://www.scirp.org/journal/cs) A New Design Technique of CMOS Current Feed Back Operational

More information

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN OPAMP DESIGN AND SIMULATION Vishal Saxena OPAMP DESIGN PROJECT R 2 v out v in /2 R 1 C L v in v out V CM R L V CM C L V CM -v in /2 R 1 C L (a) (b) R 2 ECE415/EO

More information

University of Michigan, EECS413 Final project. A High Speed Operational Amplifier. 1. A High Speed Operational Amplifier

University of Michigan, EECS413 Final project. A High Speed Operational Amplifier. 1. A High Speed Operational Amplifier University of Michigan, EECS413 Final project. A High Speed Operational Amplifier. 1 A High Speed Operational Amplifier A. Halim El-Saadi, Mohammed El-Tanani, University of Michigan Abstract This paper

More information

Enhancing the Slew rate and Gain Bandwidth of Single ended CMOS Operational Transconductance Amplifier using LCMFB Technique

Enhancing the Slew rate and Gain Bandwidth of Single ended CMOS Operational Transconductance Amplifier using LCMFB Technique ISSN: 2278 1323 Enhancing the Slew rate and Gain Bandwidth of Single ended CMOS Operational Transconductance Amplifier using LCMFB Technique 1 Abhishek Singh, 2 Sunil Kumar Shah, 3 Pankaj Sahu 1 abhi16.2007@gmail.com,

More information

DAT175: Topics in Electronic System Design

DAT175: Topics in Electronic System Design DAT175: Topics in Electronic System Design Analog Readout Circuitry for Hearing Aid in STM90nm 21 February 2010 Remzi Yagiz Mungan v1.10 1. Introduction In this project, the aim is to design an adjustable

More information

High Voltage Operational Amplifiers in SOI Technology

High Voltage Operational Amplifiers in SOI Technology High Voltage Operational Amplifiers in SOI Technology Kishore Penmetsa, Kenneth V. Noren, Herbert L. Hess and Kevin M. Buck Department of Electrical Engineering, University of Idaho Abstract This paper

More information

Proposing. An Interpolated Pipeline ADC

Proposing. An Interpolated Pipeline ADC Proposing An Interpolated Pipeline ADC Akira Matsuzawa Tokyo Institute of Technology, Japan Matsuzawa & Okada Lab. Background 38GHz long range mm-wave system Role of long range mm-wave Current Optical

More information

Designing of a 8-bits DAC in 0.35µm CMOS Technology For High Speed Communication Systems Application

Designing of a 8-bits DAC in 0.35µm CMOS Technology For High Speed Communication Systems Application Designing of a 8-bits DAC in 035µm CMOS Technology For High Speed Communication Systems Application Veronica Ernita Kristianti, Hamzah Afandi, Eri Prasetyo ibowo, Brahmantyo Heruseto and shinta Kisriani

More information

Low Power and Fast Transient High Swing CMOS Telescopic Operational Amplifier

Low Power and Fast Transient High Swing CMOS Telescopic Operational Amplifier RESEARCH ARTICLE OPEN ACCESS Low Power and Fast Transient High Swing CMOS Telescopic Operational Amplifier Akshay Kumar Kansal 1, Asst Prof. Gayatri Sakya 2 Electronics and Communication Department, 1,2

More information

Pipelined Analog to Digital Converter Study and Design

Pipelined Analog to Digital Converter Study and Design Pipelined Analog to Digital Converter Study and Design A thesis submitted in the partial fulfillment for the Degree of Master of Technology in VLSI Design & CAD Submitted by Anil Singh Roll No. 600961004

More information

Chapter 3 Novel Digital-to-Analog Converter with Gamma Correction for On-Panel Data Driver

Chapter 3 Novel Digital-to-Analog Converter with Gamma Correction for On-Panel Data Driver Chapter 3 Novel Digital-to-Analog Converter with Gamma Correction for On-Panel Data Driver 3.1 INTRODUCTION As last chapter description, we know that there is a nonlinearity relationship between luminance

More information

Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies

Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies A. Pena Perez, V.R. Gonzalez- Diaz, and F. Maloberti, ΣΔ Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies, IEEE Proceeding of Latin American Symposium on Circuits and Systems, Feb.

More information

A Low-Offset Latched Comparator Using Zero-Static Power Dynamic Offset Cancellation Technique

A Low-Offset Latched Comparator Using Zero-Static Power Dynamic Offset Cancellation Technique 1 A Low-Offset Latched Comparator Using Zero-Static Power Dynamic Offset Cancellation Technique Masaya Miyahara and Akira Matsuzawa Tokyo Institute of Technology, Japan 2 Outline Motivation Design Concept

More information

A low-variation on-resistance CMOS sampling switch for high-speed high-performance applications

A low-variation on-resistance CMOS sampling switch for high-speed high-performance applications A low-variation on-resistance CMOS sampling switch for high-speed high-performance applications MohammadReza Asgari 1 and Omid Hashemipour 2a) 1 Microelectronic Lab, Shahid Beheshti University, G. C. Tehran,

More information

High Performance Zero-crossing Based Pipelined Analog-to-Digtal Converters. Yue Jack Chu

High Performance Zero-crossing Based Pipelined Analog-to-Digtal Converters. Yue Jack Chu High Performance Zero-crossing Based Pipelined Analog-to-Digtal Converters by Yue Jack Chu B.S. in EECS, UC Berkeley (2006) S.M., Massachusetts Institute of Technology (2008) Submitted to the Department

More information

Design Approaches for Low-Power Reconfigurable Analog-to-Digital Converters

Design Approaches for Low-Power Reconfigurable Analog-to-Digital Converters Design Approaches for Low-Power Reconfigurable Analog-to-Digital Converters A Thesis Presented in Partial Fulfillment of the Requirements for the Degree Master of Science in the Graduate School of The

More information

A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage

A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage EEE 523 Advanced Analog Integrated Circuits Project Report Fuding Ge You are an engineer who is assigned the project to design

More information

Architectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters

Architectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters 0 Architectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters F. Maloberti University of Pavia - Italy franco.maloberti@unipv.it 1 Introduction Summary Sigma-Delta

More information

Summary 185. Chapter 4

Summary 185. Chapter 4 Summary This thesis describes the theory, design and realization of precision interface electronics for bridge transducers and thermocouples that require high accuracy, low noise, low drift and simultaneously,

More information

Low-power Sigma-Delta AD Converters

Low-power Sigma-Delta AD Converters Low-power Sigma-Delta AD Converters Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 211 Table of contents Delta-sigma modulation The switch problem The

More information

Design of Low Power High Speed Fully Dynamic CMOS Latched Comparator

Design of Low Power High Speed Fully Dynamic CMOS Latched Comparator International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 10, Issue 4 (April 2014), PP.01-06 Design of Low Power High Speed Fully Dynamic

More information

Deep-Submicron CMOS Design Methodology for High-Performance Low- Power Analog-to-Digital Converters

Deep-Submicron CMOS Design Methodology for High-Performance Low- Power Analog-to-Digital Converters Deep-Submicron CMOS Design Methodology for High-Performance Low- Power Analog-to-Digital Converters Abstract In this paper, we present a complete design methodology for high-performance low-power Analog-to-Digital

More information

ECEN 474/704 Lab 7: Operational Transconductance Amplifiers

ECEN 474/704 Lab 7: Operational Transconductance Amplifiers ECEN 474/704 Lab 7: Operational Transconductance Amplifiers Objective Design, simulate and layout an operational transconductance amplifier. Introduction The operational transconductance amplifier (OTA)

More information

Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications

Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications RESEARCH ARTICLE OPEN ACCESS Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications Sharon Theresa George*, J. Mangaiyarkarasi** *(Department of Information and Communication

More information

A Digitally Enhanced 1.8-V 15-b 40- Msample/s CMOS Pipelined ADC

A Digitally Enhanced 1.8-V 15-b 40- Msample/s CMOS Pipelined ADC A Digitally Enhanced.8-V 5-b 4- Msample/s CMOS d ADC Eric Siragusa and Ian Galton University of California San Diego Now with Analog Devices San Diego California Outline Conventional PADC Example Digitally

More information

A Novel Continuous-Time Common-Mode Feedback for Low-Voltage Switched-OPAMP

A Novel Continuous-Time Common-Mode Feedback for Low-Voltage Switched-OPAMP 10.4 A Novel Continuous-Time Common-Mode Feedback for Low-oltage Switched-OPAMP M. Ali-Bakhshian Electrical Engineering Dept. Sharif University of Tech. Azadi Ave., Tehran, IRAN alibakhshian@ee.sharif.edu

More information

Operational Transconductance Amplifier Design for A 16-bit Pipelined ADC

Operational Transconductance Amplifier Design for A 16-bit Pipelined ADC Proceedings of EnCon2008 2 nd Engineering Conference on Sustainable Engineering nfrastructures Development & Management December 18-19, 2008, Kuching, Sarawak, Malaysia E CO 2008--26 Operational Transconductance

More information

Problem 1. Final Exam Spring 2018 (Reposted 11p.m. on April 30)

Problem 1. Final Exam Spring 2018 (Reposted 11p.m. on April 30) EE 435 Final Exam Spring 2018 (Reposted 11p.m. on April 30) Name Instructions: This is an open-book, open-notes exam. It is due in the office of the course instructor by 12:00 noon on Wednesday May 2.

More information