Mixed-Signal-Electronics
|
|
- Paul Wilkins
- 5 years ago
- Views:
Transcription
1 1 Mixed-Signal-Electronics PD Dr.-Ing. Stephan Henzler
2 2 Chapter 6 Nyquist Rate Analog-to-Digital Converters
3 3 Analog-to-Digital Converter Families Architecture Variant Speed Precision Counting Operation single/dual slope integration low high Weighted Operation successive approximation algorithmic converter w/wo redundancy, callibration medium medium Flash Operation direct flash multi-stage flash interpolating flash folding flash high low to medium Oversampling -modulation, i.e. noise shaping discrete time continuous time low to medium high Time based emerging tbd. tbd. Sampling frequency can be further increased by pipelining time interleaving, i.e. parallelization
4 Stephan Henzler Advanced Integrated Circuit Design 2011/12 4 General ADC Model Linear model often very useful limitations as quantization noise is de-correlated from signal Input signal must change sufficiently fast sufficiently strong
5 5 Dual-Slope Analog-to-Digital Converter
6 6 Dual-Slope Analog-to-Digital Converter
7 7 Iterative Analog-to-Digital Converters Tracking ADC Successive Approximation ADC Algorithmic ADC Pipeline ADC
8 Stephan Henzler Advanced Integrated Circuit Design 2011/12 8 Tracking ADCs
9 9 Converter with Successive Approximation What would you ask if you had N questions to find out the approximate value of the input voltage? 1. Is it positive or negative? NEGATIVE 2. Is it in the upper or lower negative region? 3. UPPER
10 10 Converter with Successive Approximation This is a binary search technique: Partition the interval where the input voltage is located in two sub-intervals and check whether the voltage lies in the upper or lower part
11 11 Converter with Successive Approximation
12 12 Converter with Successive Approximation (cont) ADC is mainly a DAC and a comparator (These are the critical building blocks) Conversion principle: Make DAC voltage equal to input voltage, minimize error Depending on the voltage comparison the bits in the SAR register are iteratively set or reset
13 13 Modified SAR Algorithm Also based on binary search technique Comparison against zero More suited for implementation, e.g. charge redistribution
14 14 Modified SAR Algorithm
15 Charge Redistribution SAR Converter Phase I: Input Tracking Stephan Henzler Mixed-Signal-Electronics 2011/12 15
16 Charge Redistribution SAR Converter Phase II: Hold Stephan Henzler Mixed-Signal-Electronics 2011/12 16
17 Charge Redistribution SAR Converter Phase III: SAR Evaluation Stephan Henzler Mixed-Signal-Electronics 2011/12 17
18 Charge Redistribution SAR Converter Phase III: SAR Evaluation Stephan Henzler Mixed-Signal-Electronics 2011/12 18
19 19 Add-On Material Hybrid SAR Converters Search can be done with different references Same idea as for DACs monotonous resistor string for MSBs binary weighted cap array for LSBs 1. Charge caps to -vin 2. Binary search in resistive network: vx = -vin + vres 3. Interpolate in between two subsequent taps of resistor string by charge redistribution
20 Stephan Henzler Advanced Integrated Circuit Design 2011/12 20 More Details on SAR and Algorithmic ADC Architectural Considerations on SAR Pipelined SAR Redundant SAR Remember: The goal is to make this error voltage equal to zero
21 Stephan Henzler Advanced Integrated Circuit Design 2011/12 21 Detailed SAR Architecture Let s look at the DAC in detail Thermometer Coding Each DAC has same error contribution Remainder: Aaron Buchwald, Pipelined A/D Converters: The Basics, ISSCC 2008
22 Stephan Henzler Advanced Integrated Circuit Design 2011/12 22 Binary Weighted SAR Binary weighting is desirable to reduce number of sub-dacs Remainder: Error contribution due to DAC mismatch scales with binary weigting of reference
23 Stephan Henzler Advanced Integrated Circuit Design 2011/12 23 Binary Weighted SAR
24 Stephan Henzler Advanced Integrated Circuit Design 2011/12 24 Weighted SAR with Distributed Gain Binary weighting can be achieved also by using equal DACs with a single reference voltage but with gain / scaling elements Due to scaling MSB DAC is most critical Linear transformation enables distributed gain
25 25 Algorithmic Analog-to-Digital Converter Comparator threshold constant Voltage increment/decrement constant remainder is doubled in each iteration step accurate x2 circuit required
26 26 Algorithmic Analog-to-Digital Converter
27 27 Robertson Diagram
28 28 Illustration in Robertson Diagram
29 29 Lecturer Page Version Algorithmic Analog-to-Digital Converter ADC DAC Long conversion time N cycles per inout sample
30 30 Add-On Material Voltage Doubling in Algorithmic Converter V 2 V 1 Sample remainder V err together with opamp offset voltage Amplifier configured as voltage follower C2 charged to amplifier offset voltage
31 31 Add-On Material Voltage Doubling in Algorithmic Converter V 2 V 1 Disconnect input, discharge C 1 Transfer charge of C 1 to C 2
32 32 Add-On Material Voltage Doubling in Algorithmic Converter V 2 V 1 Disconnect C2, charge Q2 unchanged Sample input again
33 Add-On Material Voltage Doubling in Algorithmic Converter V 2 V 1 Combine charge on C1, offset compensated, Four clock cycles required! Stephan Henzler Mixed-Signal-Electronics 2011/12 33
34 Stephan Henzler Advanced Integrated Circuit Design 2011/12 34 Weighted SAR with Distributed Gain Algorithmic converter in unfolded implementation Long conversion time N x TADC + N x TDAC Speed-up by insertion of ADC and S&H in each stage pipelining: high throughput at the price of latency
35 Stephan Henzler Advanced Integrated Circuit Design 2011/12 35 Pipelined ADC 1 Going for pipelined-adc means cut the feed-back loop add a sample-and hold at the output of each stage to store the remainder, i.e. the stage quantization error add a comparator, i.e. coarse ADC at input of each stage
36 36 Pipelined ADC 2
Mixed-Signal-Electronics
1 Mixed-Signal-Electronics PD Dr.-Ing. Stephan Henzler 2 Chapter 6 Nyquist Rate Analog-to-Digital Converters 3 Pipelined ADC 2 4 High-Speed ADC: Pipeline Processing Stephan Henzler Advanced Integrated
More informationAnalog-to-Digital i Converters
CSE 577 Spring 2011 Analog-to-Digital i Converters Jaehyun Lim, Kyusun Choi Department t of Computer Science and Engineering i The Pennsylvania State University ADC Glossary DNL (differential nonlinearity)
More informationAnother way to implement a folding ADC
Another way to implement a folding ADC J. Van Valburg and R. van de Plassche, An 8-b 650 MHz Folding ADC, IEEE JSSC, vol 27, #12, pp. 1662-6, Dec 1992 Coupled Differential Pair J. Van Valburg and R. van
More informationMixed-Signal-Electronics
1 Mixed-Signal-Electronics Privatdozent Dr.-Ing. Stephan Henzler 2 Mixed-Signal-Team Prof. Dr. Schmitt-Landsiedel dsl@tum.de Privatdozent Dr. Henzler henzler@tum.de 3 Lecturer CV henzler@tum.de Stephan
More informationTuesday, March 1st, 9:15 11:00. Snorre Aunet Nanoelectronics group Department of Informatics University of Oslo.
Nyquist Analog to Digital it Converters Tuesday, March 1st, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo 3.1 Introduction 3.1.1 DAC applications
More informationThe need for Data Converters
The need for Data Converters ANALOG SIGNAL (Speech, Images, Sensors, Radar, etc.) PRE-PROCESSING (Filtering and analog to digital conversion) DIGITAL PROCESSOR (Microprocessor) POST-PROCESSING (Digital
More informationLecture 9, ANIK. Data converters 1
Lecture 9, ANIK Data converters 1 What did we do last time? Noise and distortion Understanding the simplest circuit noise Understanding some of the sources of distortion 502 of 530 What will we do today?
More informationData Converters. Springer FRANCO MALOBERTI. Pavia University, Italy
Data Converters by FRANCO MALOBERTI Pavia University, Italy Springer Contents Dedicat ion Preface 1. BACKGROUND ELEMENTS 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 The Ideal Data Converter Sampling 1.2.1 Undersampling
More informationCMOS ADC & DAC Principles
CMOS ADC & DAC Principles Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 201 Table of contents Definitions Digital-to-analog converters Resistive Capacitive
More informationDesign of Analog Integrated Systems (ECE 615) Outline
Design of Analog Integrated Systems (ECE 615) Lecture 9 SAR and Cyclic (Algorithmic) Analog-to-Digital Converters Ayman H. Ismail Integrated Circuits Laboratory Ain Shams University Cairo, Egypt ayman.hassan@eng.asu.edu.eg
More informationData Converters. Lecture Fall2013 Page 1
Data Converters Lecture Fall2013 Page 1 Lecture Fall2013 Page 2 Representing Real Numbers Limited # of Bits Many physically-based values are best represented with realnumbers as opposed to a discrete number
More informationEE 435. Lecture 41. ADC Design
EE 435 Lecture 4 ADC Design Nyqyist ate Usage Structures. eview from last lecture. 0 esolution 6 SA Pipeline 8 4 Flash K 0K 00K M 0M 00M G 0G Speed . eview from last lecture. SA ADC C LK IN EF DAC n DAC
More informationThe counterpart to a DAC is the ADC, which is generally a more complicated circuit. One of the most popular ADC circuit is the successive
1 The counterpart to a DAC is the ADC, which is generally a more complicated circuit. One of the most popular ADC circuit is the successive approximation converter. 2 3 The idea of sampling is fully covered
More informationAdvantages of Analog Representation. Varies continuously, like the property being measured. Represents continuous values. See Figure 12.
Analog Signals Signals that vary continuously throughout a defined range. Representative of many physical quantities, such as temperature and velocity. Usually a voltage or current level. Digital Signals
More informationOutline. Analog/Digital Conversion
Analog/Digital Conversion The real world is analog. Interfacing a microprocessor-based system to real-world devices often requires conversion between the microprocessor s digital representation of values
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Final Exam EECS 247 H. Khorramabadi Tues., Dec. 14, 2010 FALL 2010 Name: SID: Total number of
More information2. ADC Architectures and CMOS Circuits
/58 2. Architectures and CMOS Circuits Francesc Serra Graells francesc.serra.graells@uab.cat Departament de Microelectrònica i Sistemes Electrònics Universitat Autònoma de Barcelona paco.serra@imb-cnm.csic.es
More informationElectronics A/D and D/A converters
Electronics A/D and D/A converters Prof. Márta Rencz, Gábor Takács, Dr. György Bognár, Dr. Péter G. Szabó BME DED December 1, 2014 1 / 26 Introduction The world is analog, signal processing nowadays is
More informationHigh-Speed Analog to Digital Converters. ELCT 1003:High Speed ADCs
High-Speed Analog to Digital Converters Ann Kotkat Barbara Georgy Mahmoud Tantawi Ayman Sakr Heidi El-Feky Nourane Gamal 1 Outline Introduction. Process of ADC. ADC Specifications. Flash ADC. Pipelined
More informationCMOS High Speed A/D Converter Architectures
CHAPTER 3 CMOS High Speed A/D Converter Architectures 3.1 Introduction In the previous chapter, basic key functions are examined with special emphasis on the power dissipation associated with its implementation.
More informationSummary Last Lecture
EE247 Lecture 23 Converters Techniques to reduce flash complexity Interpolating (continued) Folding Multi-Step s Two-Step flash Pipelined s EECS 247 Lecture 23: Data Converters 26 H.K. Page Summary Last
More informationAnalog to Digital Conversion
Analog to Digital Conversion Florian Erdinger Lehrstuhl für Schaltungstechnik und Simulation Technische Informatik der Uni Heidelberg VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg
More informationChapter 3 Novel Digital-to-Analog Converter with Gamma Correction for On-Panel Data Driver
Chapter 3 Novel Digital-to-Analog Converter with Gamma Correction for On-Panel Data Driver 3.1 INTRODUCTION As last chapter description, we know that there is a nonlinearity relationship between luminance
More informationSummary Last Lecture
EE247 Lecture 23 Converters Techniques to reduce flash complexity Interpolating (continued) Folding Multi-Step s Two-Step flash Pipelined s EECS 247 Lecture 23: Data Converters 26 H.K. Page 1 Summary Last
More informationAssoc. Prof. Dr. Burak Kelleci
DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING ANALOG-TO-DIGITAL AND DIGITAL- TO-ANALOG CONVERTERS Assoc. Prof. Dr. Burak Kelleci Fall 2018 OUTLINE Nyquist-Rate DAC Thermometer-Code Converter Hybrid
More informationDesign of Pipeline Analog to Digital Converter
Design of Pipeline Analog to Digital Converter Vivek Tripathi, Chandrajit Debnath, Rakesh Malik STMicroelectronics The pipeline analog-to-digital converter (ADC) architecture is the most popular topology
More informationRESIDUE AMPLIFIER PIPELINE ADC
RESIDUE AMPLIFIER PIPELINE ADC A direct-conversion ADC designed only with Op-Amps Abstract This project explores the design of a type of direct-conversion ADC called a Residue Amplifier Pipeline ADC. Direct-conversion
More informationUNIT III Data Acquisition & Microcontroller System. Mr. Manoj Rajale
UNIT III Data Acquisition & Microcontroller System Mr. Manoj Rajale Syllabus Interfacing of Sensors / Actuators to DAQ system, Bit width, Sampling theorem, Sampling Frequency, Aliasing, Sample and hold
More informationEE 435. Lecture 40. ADC Design
EE 435 Lecture 40 AD Design Nyqyist Rate Usage Structures. Review from last lecture. 0 Resolution 6 SAR Pipeline 8 4 Flash K 0K 00K M 0M 00M G 0G Speed . Review from last lecture. SAR AD LK IN REF DA n
More information10. Chapter: A/D and D/A converter principles
Punčochář, Mohylová: TELO, Chapter 10: A/D and D/A converter principles 1 10. Chapter: A/D and D/A converter principles Time of study: 6 hours Goals: the student should be able to define basic principles
More informationDigital to Analog Conversion. Data Acquisition
Digital to Analog Conversion (DAC) Digital to Analog Conversion Data Acquisition DACs or D/A converters are used to convert digital signals representing binary numbers into proportional analog voltages.
More informationLec. 8: Subranging/Two-step ADCs
In The Name of Almighty Lec. 8: Subranging/Two-step ADCs Lecturer: Hooman Farkhani Department of Electrical Engineering Islamic Azad University of Najafabad Feb. 2016. Email: H_farkhani@yahoo.com General
More informationEE 421L Digital Electronics Laboratory. Laboratory Exercise #9 ADC and DAC
EE 421L Digital Electronics Laboratory Laboratory Exercise #9 ADC and DAC Department of Electrical and Computer Engineering University of Nevada, at Las Vegas Objective: The purpose of this laboratory
More informationMEDIUM SPEED ANALOG-DIGITAL CONVERTERS
CMOS Analog IC Design Page 10.7-1 10.7 - MEDIUM SPEED ANALOG-DIGITAL CONVERTERS INTRODUCTION Successive Approximation Algorithm: 1.) Start with the MSB bit and work toward the LSB bit. 2.) Guess the MSB
More informationA-D and D-A Converters
Chapter 5 A-D and D-A Converters (No mathematical derivations) 04 Hours 08 Marks When digital devices are to be interfaced with analog devices (or vice a versa), Digital to Analog converter and Analog
More information3. DAC Architectures and CMOS Circuits
1/30 3. DAC Architectures and CMOS Circuits Francesc Serra Graells francesc.serra.graells@uab.cat Departament de Microelectrònica i Sistemes Electrònics Universitat Autònoma de Barcelona paco.serra@imb-cnm.csic.es
More informationPHYS225 Lecture 22. Electronic Circuits
PHYS225 Lecture 22 Electronic Circuits Last lecture Digital to Analog Conversion DAC Converts digital signal to an analog signal Computer control of everything! Various types/techniques for conversion
More informationA Successive Approximation ADC based on a new Segmented DAC
A Successive Approximation ADC based on a new Segmented DAC segmented current-mode DAC successive approximation ADC bi-direction segmented current-mode DAC DAC INL 0.47 LSB DNL 0.154 LSB DAC 3V 8 2MS/s
More informationLinear Integrated Circuits
Linear Integrated Circuits Single Slope ADC Comparator checks input voltage with integrated reference voltage, V REF At the same time the number of clock cycles is being counted. When the integrator output
More informationData Acquisition & Computer Control
Chapter 4 Data Acquisition & Computer Control Now that we have some tools to look at random data we need to understand the fundamental methods employed to acquire data and control experiments. The personal
More informationFundamentals of Data Converters. DAVID KRESS Director of Technical Marketing
Fundamentals of Data Converters DAVID KRESS Director of Technical Marketing 9/14/2016 Analog to Electronic Signal Processing Sensor (INPUT) Amp Converter Digital Processor Actuator (OUTPUT) Amp Converter
More informationAdministrative. No office hour on Thurs. this week Instead, office hour 3 to 4pm on Wed.
Administrative No office hour on Thurs. this week Instead, office hour 3 to 4pm on Wed. EECS 247 Lecture 2 Nyquist Rate ADC: Architecture & Design 27 H.K. Page EE247 Lecture 2 ADC Converters Sampling (continued)
More informationLOW POWER ANALOG TO DIGITAL CONVERTOR FOR COMPUTATION TECHNIQUES
LOW POWER ANALOG TO DIGITAL CONVERTOR FOR COMPUTATION TECHNIQUES 1 K. Duraisamy & 2 U. Ragavendran K. S. Rangasamy College of Technology, Tiruchengode, India 630 215 Anna University: Chennai, India 600
More informationAsynchronous SAR ADC: Past, Present and Beyond. Mike Shuo-Wei Chen University of Southern California MWSCAS 2014
Asynchronous SAR ADC: Past, Present and Beyond Mike Shuo-Wei Chen University of Southern California MWSCAS 2014 1 Roles of ADCs Responsibility of ADC is increasing more BW, more dynamic range Potentially
More informationLab Exercise 6: Digital/Analog conversion
Lab Exercise 6: Digital/Analog conversion Introduction In this lab exercise, you will study circuits for analog-to-digital and digital-to-analog conversion Preparation Before arriving at the lab, you should
More informationCONTINUOUS DIGITAL CALIBRATION OF PIPELINED A/D CONVERTERS
CONTINUOUS DIGITAL CALIBRATION OF PIPELINED A/D CONVERTERS By Alma Delić-Ibukić B.S. University of Maine, 2002 A THESIS Submitted in Partial Fulfillment of the Requirements for the Degree of Master of
More informationCyber-Physical Systems ADC / DAC
Cyber-Physical Systems ADC / DAC ICEN 553/453 Fall 2018 Prof. Dola Saha 1 Analog-to-Digital Converter (ADC) Ø ADC is important almost to all application fields Ø Converts a continuous-time voltage signal
More informationAnalog-to-Digital Converter (ADC) And Digital-to-Analog Converter (DAC)
1 Analog-to-Digital Converter (ADC) And Digital-to-Analog Converter (DAC) 2 1. DAC In an electronic circuit, a combination of high voltage (+5V) and low voltage (0V) is usually used to represent a binary
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 5: Data Conversion ADC Background/Theory Examples Background Physical systems are typically analogue To apply digital signal processing, the analogue signal
More informationHow do ADCs work? Martin Rowe, Senior Technical Editor -- 7/1/2002 Test & Measurement World
More information
EECS 247 Lecture 18: Data Converters- Track & Hold- ADC Design 2009 Page 1. EE247 Lecture 18
EE247 Lecture 8 ADC Converters Sampling (continued) Bottom-plate switching Track & hold T/H circuits T/H combined with summing/difference function T/H circuit incorporating gain & offset cancellation T/H
More informationEE247 Lecture 20. Comparator architecture examples Flash ADC sources of error Sparkle code Meta-stability
EE247 Lecture 2 ADC Converters ADC architectures (continued) Comparator architectures Latched comparators Latched comparators incorporating preamplifier Sample-data comparators Offset cancellation Comparator
More informationL9: Analog Building Blocks (OpAmps,, A/D, D/A)
L9: Analog Building Blocks (OpAmps,, A/D, D/A) Acknowledgement: Dave Wentzloff Introduction to Operational Amplifiers DC Model Typically very high input resistance ~ 300KΩ v id in a v id out High DC gain
More informationImplementing a 5-bit Folding and Interpolating Analog to Digital Converter
Implementing a 5-bit Folding and Interpolating Analog to Digital Converter Zachary A Pfeffer (pfefferz@colorado.edu) Department of Electrical and Computer Engineering University of Colorado, Boulder CO
More informationL9: Analog Building Blocks (OpAmps, A/D, D/A)
L9: Analog Building Blocks (OpAmps, A/D, D/A) Courtesy of Dave Wentzloff. Used with permission. 1 Introduction to Operational Amplifiers v id in DC Model a v id LM741 Pinout out 10 to 15V Typically very
More informationELG3336: Converters Analog to Digital Converters (ADCs) Digital to Analog Converters (DACs)
ELG3336: Converters Analog to Digital Converters (ADCs) Digital to Analog Converters (DACs) Digital Output Dout 111 110 101 100 011 010 001 000 ΔV, V LSB V ref 8 V FSR 4 V 8 ref 7 V 8 ref Analog Input
More informationAnalog/Digital and Sampling
Analog/Digital and Sampling Alexander Nelson October 22, 2018 University of Arkansas - Department of Computer Science and Computer Engineering Analog Signals in the real world are analog signals Process
More informationLecture #6: Analog-to-Digital Converter
Lecture #6: Analog-to-Digital Converter All electrical signals in the real world are analog, and their waveforms are continuous in time. Since most signal processing is done digitally in discrete time,
More informationVLSI DESIGN OF 12-BIT ADC WITH 1GSPS IN 180NM CMOS INTEGRATING WITH SAR AND TWO-STEP FLASH ADC
VLSI DESIGN OF 12-BIT ADC WITH 1GSPS IN 180NM CMOS INTEGRATING WITH SAR AND TWO-STEP FLASH ADC 1 K.LOKESH KRISHNA, 2 T.RAMASHRI 1 Associate Professor, Department of ECE, Sri Venkateswara College of Engineering
More informationP a g e 1. Introduction
P a g e 1 Introduction 1. Signals in digital form are more convenient than analog form for processing and control operation. 2. Real world signals originated from temperature, pressure, flow rate, force
More informationDesign And Simulation Of First Order Sigma Delta ADC In 0.13um CMOS Technology Jaydip H. Chaudhari PG Student L. C. Institute of Technology, Bhandu
Design And Simulation Of First Order Sigma Delta ADC In 0.13um CMOS Technology Jaydip H. Chaudhari PG Student L. C. Institute of Technology, Bhandu Gireeja D. Amin Assistant Professor L. C. Institute of
More informationAnalog to Digital Converters
Analog to Digital Converters By: Byron Johns, Danny Carpenter Stephanie Pohl, Harry Bo Marr http://ume.gatech.edu/mechatronics_course/fadc_f05.ppt (unless otherwise marked) Presentation Outline Introduction:
More informationELG4139: Converters Analog to Digital Converters (ADCs) Digital to Analog Converters (DACs)
ELG4139: Converters Analog to Digital Converters (ADCs) Digital to Analog Converters (DACs) Digital Output Dout 111 110 101 100 011 010 001 000 ΔV, V LSB V ref 8 V FS 4 V 8 ref 7 V 8 ref Analog Input V
More informationL10: Analog Building Blocks (OpAmps,, A/D, D/A)
L10: Analog Building Blocks (OpAmps,, A/D, D/A) Acknowledgement: Dave Wentzloff 1 Introduction to Operational Amplifiers DC Model Typically very high input resistance ~ 300KΩ v id in a v id out v out High
More informationAcronyms. ADC analog-to-digital converter. BEOL back-end-of-line
Acronyms ADC analog-to-digital converter BEOL back-end-of-line CDF cumulative distribution function CMOS complementary metal-oxide-semiconductor CPU central processing unit CR charge-redistribution CS
More informationEE247 Lecture 22. Figures of merit (FOM) and trends for ADCs How to use/not use FOM. EECS 247 Lecture 22: Data Converters 2004 H. K.
EE247 Lecture 22 Pipelined ADCs Combining the bits Stage implementation Circuits Noise budgeting Figures of merit (FOM) and trends for ADCs How to use/not use FOM Oversampled ADCs EECS 247 Lecture 22:
More informationEEE312: Electrical measurement & instrumentation
University of Turkish Aeronautical Association Faculty of Engineering EEE department EEE312: Electrical measurement & instrumentation Digital Electronic meters BY Ankara March 2017 1 Introduction The digital
More informationSelecting and Using High-Precision Digital-to-Analog Converters
Selecting and Using High-Precision Digital-to-Analog Converters Chad Steward DAC Design Section Leader Linear Technology Corporation Many applications, including precision instrumentation, industrial automation,
More informationData Converters. Dr.Trushit Upadhyaya EC Department, CSPIT, CHARUSAT
Data Converters Dr.Trushit Upadhyaya EC Department, CSPIT, CHARUSAT Purpose To convert digital values to analog voltages V OUT Digital Value Reference Voltage Digital Value DAC Analog Voltage Analog Quantity:
More informationL10: Analog Building Blocks (OpAmps,, A/D, D/A)
L10: Analog Building Blocks (OpAmps,, A/D, D/A) Acknowledgement: Materials in this lecture are courtesy of the following sources and are used with permission. Dave Wentzloff 1 Introduction to Operational
More informationEE247 Lecture 23. EECS 247 Lecture 23 Pipelined ADCs 2008 H.K. Page 1. Pipeline ADC Block Diagram DAC ADC. V res2. Stage 2 B 2.
EE247 Lecture 23 Pipelined ADCs (continued) Effect gain stage, sub-dac non-idealities on overall ADC performance Digital calibration (continued) Correction for inter-stage gain nonlinearity Implementation
More informationWorking with ADCs, OAs and the MSP430
Working with ADCs, OAs and the MSP430 Bonnie Baker HPA Senior Applications Engineer Texas Instruments 2006 Texas Instruments Inc, Slide 1 Agenda An Overview of the MSP430 Data Acquisition System SAR Converters
More informationCENG4480 Lecture 04: Analog/Digital Conversions
CENG4480 Lecture 04: Analog/Digital Conversions Bei Yu byu@cse.cuhk.edu.hk (Latest update: October 3, 2018) Fall 2018 1 / 31 Overview Preliminaries Comparator Digital to Analog Conversion (DAC) Analog
More informationWideband Sampling by Decimation in Frequency
Wideband Sampling by Decimation in Frequency Martin Snelgrove http://www.kapik.com 192 Spadina Ave. Suite 218 Toronto, Ontario, M5T2C2 Canada Copyright Kapik Integration 2011 WSG: New Architectures for
More informationConversion Rate Improvement of SAR ADC with Digital Error Correction
Conversion Rate Improvement of SAR ADC with Digital Error Correction Shintaro SHIMOKURA, Masao HOA, Nan ZHAO, Yosuke AKAHASHI, Haruo KOBAYASHI Department of Information Network Eng., Musashi Institute
More informationELEN 610 Data Converters
Spring 2014 S. Hoyos-ECEN-610 1 ELEN 610 Data Converters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Folding Spring 2014 S. Hoyos-ECEN-610 2 Spring 2014 S. Hoyos-ECEN-610 3 Inefficiency
More informationEE247 Lecture 15. EE247 Lecture 15
EE47 Lecture 5 Administrative issues Midterm exam postponed to Tues. Oct. 8th o You can only bring one 8x paper with your own written notes (please do not photocopy) o No books, class or any other kind
More informationLow Power Design of Successive Approximation Registers
Low Power Design of Successive Approximation Registers Rabeeh Majidi ECE Department, Worcester Polytechnic Institute, Worcester MA USA rabeehm@ece.wpi.edu Abstract: This paper presents low power design
More informationCHAPTER ELEVEN - Interfacing With the Analog World
CHAPTER ELEVEN - Interfacing With the Analog World 11.1 (a) Analog output = (K) x (digital input) (b) Smallest change that can occur in the analog output as a result of a change in the digital input. (c)
More informationAN ABSTRACT OF THE DISSERTATION OF
AN ABSTRACT OF THE DISSERTATION OF Jiaming Lin for the degree of Doctor of Philosophy in Electrical and Computer Engineering presented on July 8, 2013. Title: Design Techniques for Low Power High Speed
More informationAnalog I/O. ECE 153B Sensor & Peripheral Interface Design Winter 2016
Analog I/O ECE 153B Sensor & Peripheral Interface Design Introduction Anytime we need to monitor or control analog signals with a digital system, we require analogto-digital (ADC) and digital-to-analog
More informationA 4b/cycle Flash-assisted SAR ADC with Comparator Speed-boosting Technique
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.18, NO.2, APRIL, 2018 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2018.18.2.281 ISSN(Online) 2233-4866 A 4b/cycle Flash-assisted SAR ADC with
More informationA 1.2V 8 BIT SAR ANALOG TO DIGITAL CONVERTER IN 90NM CMOS
A 1.2V 8 BIT SAR ANALOG TO DIGITAL CONVERTER IN 90NM CMOS Shruti Gatade 1, M. Nagabhushan 2, Manjunath.R 3 1,3 Student, Department of ECE, M S Ramaiah Institute of Technology, Bangalore (India) 2 Assistant
More informationA 42 fj 8-bit 1.0-GS/s folding and interpolating ADC with 1 GHz signal bandwidth
LETTER IEICE Electronics Express, Vol.11, No.2, 1 9 A 42 fj 8-bit 1.0-GS/s folding and interpolating ADC with 1 GHz signal bandwidth Mingshuo Wang a), Fan Ye, Wei Li, and Junyan Ren b) State Key Laboratory
More informationAccuracy Enhancement Techniques in Low-Voltage High-Speed Pipelined ADC Design
Accuracy Enhancement Techniques in Low-Voltage High-Speed Pipelined ADC Design by Jipeng Li A DISSERTATION submitted to Oregon State University in partial fulfillment of the requirements for the degree
More informationAppendix A Comparison of ADC Architectures
Appendix A Comparison of ADC Architectures A comparison of continuous-time delta-sigma (CT ), pipeline, and timeinterleaved (TI) SAR ADCs which target wide signal bandwidths (greater than 100 MHz) and
More informationAnalysis of the system level design of a 1.5 bit/stage pipeline ADC 1 Amit Kumar Tripathi, 2 Rishi Singhal, 3 Anurag Verma
014 Fourth International Conference on Advanced Computing & Communication Technologies Analysis of the system level design of a 1.5 bit/stage pipeline ADC 1 Amit Kumar Tripathi, Rishi Singhal, 3 Anurag
More informationEE 435. Lecture 32. DAC Design. Parasitic Capacitances. The String DAC
EE 435 Lecture 32 DAC Design The String DAC Parasitic Capacitances . eview from last lecture. DFT Simulation from Matlab . eview from last lecture. Summary of time and amplitude quantization assessment
More informationDesign of an 8-bit Successive Approximation Pipelined Analog to Digital Converter (SAP- ADC) in 90 nm CMOS
Design of an 8-bit Successive Approximation Pipelined Analog to Digital Converter (SAP- ADC) in 90 nm CMOS A thesis submitted in partial fulfillment of the requirements for the degree of Master of Science
More informationANALYSIS AND DESIGN OF A LOW POWER ADC
ANALYSIS AND DESIGN OF A LOW POWER ADC MSC. THESIS - VINCENT PETERS - JULY 2012 Supervisors: prof. dr. ir. B. Nauta dr. ing. E.A.M. Klumperink ir. H. Kundur-Subramaniyan dr. ir. A.B.J. Kokkeler Report:
More informationAbstract Abstract approved:
AN ABSTRACT OF THE DISSERTATION OF Taehwan Oh for the degree of Doctor of Philosophy in Electrical and Computer Engineering presented on May 29, 2013. Title: Power Efficient Analog-to-Digital Converters
More informationA 1.2V 25MSPS Pipelined ADC Using Split CLS with Op-amp Sharing. Visu Vaithiyanathan Swaminathan
A 1.2V 25MSPS Pipelined ADC Using Split CLS with Opamp Sharing by Visu Vaithiyanathan Swaminathan A Thesis Presented in Partial Fulfillment of the Requirements for the Degree Master of Science Approved
More informationAnalog to digital and digital to analog converters
Analog to digital and digital to analog converters A/D converter D/A converter ADC DAC ad da Number bases Decimal, base, numbers - 9 Binary, base, numbers and Oktal, base 8, numbers - 7 Hexadecimal, base
More informationA Novel Differential Switching Capacitor DAC for 10-bit SAR ADC
A Novel Differential Switching Capacitor DAC for 10-bit SAR ADC 1 Dr. Jamuna S, 2 Dr. Dinesha P, 3 Kp Shashikala, 4 Haripriya T 1,2,3,4 Department of ECE, Dayananda Sagar College of Engineering, Bengaluru,
More informationProposing. An Interpolated Pipeline ADC
Proposing An Interpolated Pipeline ADC Akira Matsuzawa Tokyo Institute of Technology, Japan Matsuzawa & Okada Lab. Background 38GHz long range mm-wave system Role of long range mm-wave Current Optical
More information12b 100MSps Pipeline ADC with Open-Loop Residue Amplifier
12b 100MSps Pipeline ADC with Open-Loop Residue Amplifier A Major Qualifying Project Report: Submitted to the Faculty of WORCESTER POLYTECHNIC INSTITUTE In partial fulfillment of the requirements for the
More informationCAPACITOR mismatch is a major source of missing codes
1626 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 7, JULY 2008 An 11-Bit 45 MS/s Pipelined ADC With Rapid Calibration of DAC Errors in a Multibit Pipeline Stage Imran Ahmed, Student Member, IEEE,
More informationLecture 10, ANIK. Data converters 2
Lecture, ANIK Data converters 2 What did we do last time? Data converter fundamentals Quantization noise Signal-to-noise ratio ADC and DAC architectures Overview, since literature is more useful explaining
More informationImplementation of High Speed Low Power Split-SAR ADCs
Implementation of High Speed Low Power Split-SAR ADCs M. Ranjithkumar 1, C.Selvi 2, M.Bhuvaneswaran 3 PG Scholar, Department of Electronics, Muthayammal Engineering College, Namakkal, India 1 Assistant
More informationDESIGN OF FOLDING CIRCUIT AND SAMPLE AND HOLD FOR 6 BIT ADC
DESIGN OF FOLDING CIRCUIT AND SAMPLE AND HOLD FOR 6 BIT ADC Prajeesh R 1, Manukrishna V R 2, Bellamkonda Saidilu 3 1 Assistant Professor, ECE Department, SVNCE, Mavelikara, Kerala, (India) 2,3 PhD Research
More information