FEATURES DESCRIPTIO APPLICATIO S. LTC2050/LTC2050HV Zero-Drift Operational Amplifiers in SOT-23 TYPICAL APPLICATION

Size: px

Start display at page:

Download "FEATURES DESCRIPTIO APPLICATIO S. LTC2050/LTC2050HV Zero-Drift Operational Amplifiers in SOT-23 TYPICAL APPLICATION"

Sybil Day
5 years ago
Views:

FEATRES Maximum Offset Voltage of µv Maximum Offset Voltage Drift of nv/ C Noise:.µV P-P (.Hz to Hz Typ) Voltage Gain: db (Typ) PSRR: db (Typ) CMRR: db (Typ) Supply Current:.

1 FEATRES Maximum Offset Voltage of µv Maximum Offset Voltage Drift of nv/ C Noise:.µV P-P (.Hz to Hz Typ) Voltage Gain: db (Typ) PSRR: db (Typ) CMRR: db (Typ) Supply Current:.8mA (Typ) Supply Operation:.7V to 6V (LTC).7V to ±.V (LTCHV) Extended Common Mode Input Range Output Swings Rail-to-Rail Input Overload Recovery Time: ms (Typ) Operating Temperature Range: C to C SOT- Package APPLICATIO S Thermocouple Amplifiers Electronic Scales Medical Instrumentation Strain Gauge Amplifiers High Resolution Data Acquisition DC Accurate RC Active Filters Low Side Current Sense TYPICAL APPLICATION V Differential Bridge Amplifier V DESCRIPTIO LTC/LTCHV Zero-Drift Operational Amplifiers in SOT- The LTC and LTCHV are zero-drift operational amplifiers available in the - or 6-lead SOT- and SO-8 packages. The LTC operates from a single.7v to 6V supply. The LTCHV operates on supplies from.7v to ±.V. The current consumption is 8µA and the versions in the 6-lead SOT- and SO-8 packages offer power shutdown (active low). The LTC, despite its miniature size, features uncompromising DC performance. The typical input offset voltage and offset drift are.µv and nv/ C. The almost zero DC offset and drift are supported with a power supply rejection ratio (PSRR) and common mode rejection ratio (CMRR) of more than db. The input common mode voltage ranges from the negative supply up to typically V from the positive supply. The LTC also has an enhanced output stage capable of driving loads as low as kω to both supply rails. The openloop gain is typically db. The LTC also features a.µv P-P DC to Hz noise and a MHz gain bandwidth product., LTC and LT are registered trademarks of Linear Technology Corporation. Input Referred Noise.Hz to Hz Ω GAIN TRIM.µF.µF 8.k Ω STRAIN GAGE LTCHV A V = µv.µf 8.k V TA 6 8 TIME (SEC) fa

2 LTC/LTCHV ABSOLTE AXI RATI GS W W W Total Supply Voltage (V to V ) LTC... 7V LTCHV... V Input Voltage... (V.V) to (V.V) Output Short-Circuit Duration... Indefinite (Note ) Operating Temperature Range... C to C Specified Temperature Range (Note )... C to C Storage Temperature Range... 6 C to C Lead Temperature (Soldering, sec)... C PACKAGE/ORDER I FOR OT V IN TOP VIEW V IN S PACKAGE -LEAD PLASTIC SOT- T JMAX = C, θ JA = CW W ATIO OT V IN TOP VIEW 6 V S6 PACKAGE 6-LEAD PLASTIC SOT- SHDN IN T JMAX = C, θ JA = CW SHDN IN IN V TOP VIEW S8 PACKAGE 8-LEAD PLASTIC SO T JMAX = C, θ JA = 9 CW NC V OT NC ORDER PART NMBER S PART MARKING ORDER PART NMBER S6 PART MARKING ORDER PART NMBER S8 PART MARKING LTCCS LTCIS LTCHS LTCHVCS LTCHVIS LTCHVHS LTAEG LTAEG LTAEG LTAEH LTAEH LTAEH LTCCS6 LTCIS6 LTCHS6 LTCHVCS6 LTCHVIS6 LTCHVHS6 LTAEJ LTAEJ LTAEJ LTAEK LTAEK LTAEK LTCCS8 LTCIS8 LTCHVCS8 LTCHVIS8 I HV HVI Consult LTC Marketing for parts specified with wider operating temperature ranges. ELECTRICAL CHARACTERISTICS (LTC, LTCHV) The denotes specifications which apply over the full operating temperature range, otherwise specifications are at T A = C. V S = V unless otherwise noted. (Note ) LTCC/LTCI LTCH PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX NITS Input Offset Voltage (Note ) ±. ± ±. ± µv Average Input Offset Drift (Note ) ±. ±. µv/ C Long-Term Offset Drift nv/ mo Input Bias Current LTC ± ±7 ± ±7 pa ± ± pa LTCHV ± ± ± ± pa ± ± pa Input Offset Current LTC ± ± pa ± ± pa LTCHV ± ± pa ± ± pa Input Noise Voltage R S = Ω,.Hz to Hz.. µv P-P Common Mode Rejection Ratio V CM = GND to (V.) db V CM = GND to (V.) db fa

3 ELECTRICAL CHARACTERISTICS LTC/LTCHV (LTC, LTCHV) The denotes specifications which apply over the full operating temperature range, otherwise specifications are at T A = C. V S = V unless otherwise noted. (Note ) LTCC/LTCI LTCH PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX NITS Power Supply Rejection Ratio V S =.7V to 6V db db Large-Signal Voltage Gain R L = k db db Output Voltage Swing High R L = k to GND V R L = k to GND V Output Voltage Swing Low R L = k to GND mv R L = k to GND mv Slew Rate V/µs Gain Bandwidth Product MHz Supply Current V SHDN = V IH, No Load ma V SHDN = V IL µa Shutdown Pin Input Low Voltage (V IL ) V. V. V Shutdown Pin Input High Voltage (V IH ) V. V. V Shutdown Pin Input Current V SHDN = GND.. µa Internal Sampling Frequency khz The denotes specifications which apply over the full operating temperature range, otherwise specifications are at T A = C. (LTC, LTCHV) V S = V unless otherwise noted. (Note ) LTCC/LTCI LTCH PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX NITS Input Offset Voltage (Note ) ±. ± ±. ± µv Average Input Offset Drift (Note ) ±. ±. µv/ C Long-Term Offset Drift nv/ mo Input Bias Current LTC ±7 ± ±7 ± pa ± ± pa LTCHV ±7 ± ±7 ± pa ± ± pa Input Offset Current LTC ± ± pa ± ± pa LTCHV ± ± pa ± ± pa Input Noise Voltage R S = Ω,.Hz to Hz.. µv P-P Common Mode Rejection Ratio V CM = GND to (V.) db V CM = GND to (V.) db Power Supply Rejection Ratio V S =.7V to 6V db db Large-Signal Voltage Gain R L = k db db Output Voltage Swing High R L = k to GND V R L = k to GND V Output Voltage Swing Low R L = k to GND mv R L = k to GND mv Slew Rate V/µs Gain Bandwidth Product MHz Supply Current V SHDN = V IH, No Load ma V SHDN = V IL µa fa

4 LTC/LTCHV ELECTRICAL CHARACTERISTICS The denotes specifications which apply over the full operating temperature range, otherwise specifications are at T A = C. (LTC, LTCHV) V S = V unless otherwise noted. (Note ) LTCC/LTCI LTCH PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX NITS Shutdown Pin Input Low Voltage (V IL ) V. V. V Shutdown Pin Input High Voltage (V IH ) V. V. V Shutdown Pin Input Current V SHDN = GND µa Internal Sampling Frequency khz (LTCHV) The denotes specifications which apply over the full operating temperature range, otherwise specifications are at T A = C. V S = ±V unless otherwise noted. (Note ) LTCC/LTCI LTCH PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX NITS Input Offset Voltage (Note ) ±. ± ±. ± µv Average Input Offset Drift (Note ) ±. ±. µv/ C Long-Term Offset Drift nv/ mo Input Bias Current (Note ) ± ± ± ± pa ± ± pa Input Offset Current (Note ) ± ± pa ± ± pa Input Noise Voltage R S = Ω,.Hz to Hz.. µv P-P Common Mode Rejection Ratio V CM = V to (V.) db V CM = V to (V.) db Power Supply Rejection Ratio V S =.7V to V db db Large-Signal Voltage Gain R L = k db db Maximum Output Voltage Swing R L = k to GND ±.7 ±.9 ±. ±.9 V R L = k to GND ±.9 ±.98 ±.8 ±.98 V Slew Rate V/µs Gain Bandwidth Product MHz Supply Current V SHDN = V IH, No Load..6 ma V SHDN = V IL µa Shutdown Pin Input Low Voltage (V IL ) V. V. V Shutdown Pin Input High Voltage (V IH ) V. V. V Shutdown Pin Input Current V SHDN = V µa Internal Sampling Frequency khz Note : Absolute Maximum Ratings are those values beyond which the life of the device may be impaired. Note : These parameters are guaranteed by design. Thermocouple effects preclude measurements of these voltage levels during automated testing. Note : All versions of the LTC are designed, characterized and expected to meet the extended temperature limits of C and C. The LTCC/LTCHVC are guaranteed to meet the temperature limits of C and 7 C. The LTCI/LTCHVI are guaranteed to meet the temperature limits of C and 8 C. The LTCH/LTCHVH are guaranteed to meet the temperature limits of C and C. Note : The bias current measurement accuracy depends on the proximity of the supply bypass capacitor to the device under test, especially at ±V supplies. Because of testing limitations on the placement of this bypass capacitor, the bias current at ±V supplies is guaranteed by design to meet the data sheet limits, but tested to relaxed limits. fa

5 LTC/LTCHV TYPICAL PERFOR CMRR (db) 8 6 A W Common Mode Rejection Ratio vs Frequency V S = V OR V V CM =.V P-P CE CHARACTERISTICS CMRR (db) 8 6 DC CMRR vs Common Mode Input Voltage V S = V V S = V PSRR (db) PSRR vs Frequency PSRR 8 PSRR 6 k k k FREQENCY (Hz) T A = C V CM (V) k k k FREQENCY (Hz) M G G LTC G OTPT SWING (V) 6 Output Voltage Swing vs Load Resistance R L TO GND V S = V V S = V OTPT VOLTAGE (V) Output Swing vs Output Current 6 V S = V V S = V OTPT SWING (V) Output Swing vs Load Resistance ±V Supply R L TO GND 6 8 LOAD RESISTANCE (kω).. OTPT CRRENT (ma) 6 8 LOAD RESISTANCE (kω) G G G6 OTPT SWING (V) Output Swing vs Output Current ±V Supply. OTPT CRRENT (ma) R L TO GND.. G7 GAIN (db) 8 6 Gain/Phase vs Frequency GAIN PHASE V S = V OR V C L = pf 8 R L = kω k k k M M FREQENCY (Hz) G 8 6 PHASE (DEG) BIAS CRRENT (pa) k k Bias Current vs Temperature V S = V V S = V 7 TEMPERATRE ( C) G6 fa

LTC/LTCHV TYPICAL PERFOR 6 Input Bias Current vs Input Common Mode Voltage A W CE CHARACTERISTICS 6 Input Bias Current vs Input Common Mode Voltage (LTCHV) Transient Response INPT BIAS CRRENT

V/DIV INPT COMMON MODE VOLTAGE (V) G INPT COMMON MODE VOLTAGE (V) G A V = R L = k C L = pf V S = V µs/div G7 Input Overload Recovery Sampling Frequency vs Supply Voltage T A = C Sampling Frequency vs

6 LTC/LTCHV TYPICAL PERFOR 6 Input Bias Current vs Input Common Mode Voltage A W CE CHARACTERISTICS 6 Input Bias Current vs Input Common Mode Voltage (LTCHV) Transient Response INPT BIAS CRRENT MAGNITDE (pa) 8 6 V S = V V S = V INPT BIAS CRRENT (pa) V S = ±V V S = V V S = V.V/DIV INPT COMMON MODE VOLTAGE (V) G INPT COMMON MODE VOLTAGE (V) G A V = R L = k C L = pf V S = V µs/div G7 Input Overload Recovery Sampling Frequency vs Supply Voltage T A = C Sampling Frequency vs Temperature INPT (V) OTPT (V).. SAMPLING FREQENCY (khz) SAMPLING FREQENCY (khz) V S = V A V = R L = k C L = pf V S = ±.V µs/div G SPPLY VOLTAGE (V) G9 7 TEMPERATRE ( C) G SPPLY CRRENT (ma) Supply Current vs Supply Voltage. T A = C SPPLY CRRENT (ma) Supply Current vs Temperature V S = V V S = V 6 8 SPPLY VOLTAGE (V) G 7 TEMPERATRE ( C) G 6 fa

7 LTC/LTCHV TEST CIRCITS Electrical Characteristics Test Circuit DC-Hz Noise Test Circuit Ω k V LTC V R L OTPT Ω k 7k 8k 6k 7k LTC.µF.µF LT.µF TO X-Y RECORDER TC FOR Hz NOISE BW INCREASE ALL THE CAPACITORS BY A FACTOR OF. TC APPLICATIONS INFORMATION Shutdown W The LTC includes a shutdown pin in the 6-lead SOT- and the SO-8 version. When this active low pin is high or allowed to float, the device operates normally. When the shutdown pin is pulled low, the device enters shutdown mode; supply current drops to µa, all clocking stops, and both inputs and output assume a high impedance state. Clock Feedthrough, Input Bias Current The LTC uses auto-zeroing circuitry to achieve an almost zero DC offset over temperature, common mode voltage, and power supply voltage. The frequency of the clock used for auto-zeroing is typically 7.kHz. The term clock feedthrough is broadly used to indicate visibility of this clock frequency in the op amp output spectrum. There are typically two types of clock feedthrough in auto zeroed op amps like the LTC. The first form of clock feedthrough is caused by the settling of the internal sampling capacitor and is input referred; that is, it is multiplied by the closed loop gain of the op amp. This form of clock feedthrough is independent of the magnitude of the input source resistance or the magnitude of the gain setting resistors. The LTC has a residue clock feedthrough of less then µv RMS input referred at 7.kHz. The second form of clock feedthrough is caused by the small amount of charge injection occurring during the sampling and holding of the op amp s input offset voltage. The current spikes are multiplied by the impedance seen at the input terminals of the op amp, appearing at the output multiplied by the closed loop gain of the op amp. To reduce this form of clock feedthrough, use smaller valued gain setting resistors and minimize the source resistance at the input. If the resistance seen at the inputs is less than k, this form of clock feedthrough is less than µv RMS input referred at 7.kHz, or less than the amount of residue clock feedthrough from the first form described above. Placing a capacitor across the feedback resistor reduces either form of clock feedthrough by limiting the bandwidth of the closed loop gain. fa 7

8 LTC/LTCHV APPLICATIONS INFORMATION W Input bias current is defined as the DC current into the input pins of the op amp. The same current spikes that cause the second form of clock feedthrough described above, when averaged, dominate the DC input bias current of the op amp below 7 C. At temperatures above 7 C, the leakage of the ESD protection diodes on the inputs increases the input bias currents of both inputs in the positive direction, while the current caused by the charge injection stays relatively constant. At elevated temperatures (above 8 C) the leakage current begins to dominate and both the negative and positive pin s input bias currents are in the positive direction (into the pins). Input Pins, ESD Sensitivity ESD voltages above 7V on the input pins of the op amp will cause the input bias currents to increase (more DC current into the pins). At these voltages, it is possible to damage the device to a point where the input bias current exceeds the maximums specified in this data sheet. TYPICAL APPLICATIONS Single Supply Thermocouple Amplifier k % Ω k %.68µF V LTA K GND R 7 TYPE K.µF V LTC V OT mv/ C LT COMPENSATES COLD JNCTION OVER C TO C TEMPERATRE RANGE TA Gain of Single Supply Instrumentation Amplifier Ω.µF V k Ω LTC V IN VIN OTPT DC OFFSET 6mV FOR.% RESISTORS, CMRR = db k V LTC V OT TA 8 fa

9 TYPICAL APPLICATIONS Instrumentation Amplifier with V Common Mode Input Voltage LTC/LTCHV k M V IN M M k V V k LTCHV LTCHV V V V OT OTPT OFFSET mv FOR.% RESISTORS, CMRR = db TA6 High Precision Three-Input Mux Low-Side Power Supply Current Sensing.k k V IN A V = Ω IN A V = SHDN SHDN LTC k LTC SEL OT SEL TO MEASRED CIRCIT mω LOAD CRRENT Ω LTCHV k.µf V OT V/AMP LOAD CRRENT IN MEASRED CIRCIT, REFERRED TO V TA8 IN A V = SHDN LTC SEL TA7 SELECT INPTS ARE CMOS LOGIC COMPATIBLE fa 9

10 LTC/LTCHV PACKAGE DESCRIPTION S Package -Lead Plastic SOT- (Reference LTC DWG # -8-6).6 MAX.9 REF.8. (NOTE ). REF.8 MAX.6 REF. MIN (NOTE ) PIN ONE RECOMMENDED SOLDER PAD LAYOT PER IPC CALCLATOR.9..9 BSC.. TYP PLCS NOTE. BSC DATM A REF NOTE:. DIMENSIONS ARE IN MILLIMETERS. DRAWING NOT TO SCALE. DIMENSIONS ARE INCLSIVE OF PLATING. DIMENSIONS ARE EXCLSIVE OF MOLD FLASH AND METAL BRR. MOLD FLASH SHALL NOT EXCEED.mm 6. PACKAGE EIAJ REFERENCE IS SC-7A (EIAJ).9..9 BSC (NOTE ) S SOT- ATTENTION: ORIGINAL SOT-L PACKAGE. MOST SOT-L PRODCTS CONVERTED TO THIN SOT PACKAGE, DRAWING # -8-6 AFTER APPROXIMATELY APRIL SHIP DATE S6 Package 6-Lead Plastic SOT- (Reference LTC DWG # -8-6).6 MAX.9 REF.8. (NOTE ). REF.8 MAX.6 REF. MIN (NOTE ) PIN ONE ID RECOMMENDED SOLDER PAD LAYOT PER IPC CALCLATOR.9 BSC.9... TYP 6 PLCS NOTE. BSC DATM A.9... REF.9. (NOTE ) NOTE:. DIMENSIONS ARE IN MILLIMETERS. DRAWING NOT TO SCALE. DIMENSIONS ARE INCLSIVE OF PLATING. DIMENSIONS ARE EXCLSIVE OF MOLD FLASH AND METAL BRR. MOLD FLASH SHALL NOT EXCEED.mm 6. PACKAGE EIAJ REFERENCE IS SC-7A (EIAJ).9 BSC.9. NOTE S6 SOT- ATTENTION: ORIGINAL SOT-6L PACKAGE. MOST SOT-6L PRODCTS CONVERTED TO THIN SOT PACKAGE, DRAWING # AFTER APPROXIMATELY APRIL SHIP DATE fa

11 PACKAGE DESCRIPTION S8 Package 8-Lead Plastic Small Outline (Narrow. Inch) (Reference LTC DWG # -8-6) LTC/LTCHV. BSC. ± (.8.) NOTE MIN.6 ±..8. ( )..7 (.8.988) NOTE. ±. TYP RECOMMENDED SOLDER PAD LAYOT.8. (..).. (..8) 8 TYP..69 (.6.7).. (..).6. (.6.7) NOTE: INCHES. DIMENSIONS IN (MILLIMETERS)..9 (..8) TYP. DRAWING NOT TO SCALE. THESE DIMENSIONS DO NOT INCLDE MOLD FLASH OR PROTRSIONS. MOLD FLASH OR PROTRSIONS SHALL NOT EXCEED.6" (.mm). (.7) BSC SO8 Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights. fa

12 LTC/LTCHV TYPICAL APPLICATIONS k LT V LTC I OT ma.v V OT (V ).V Ground Referred Precision Current Sources R SET.V I OT = R SET V OT I OT ma (V ).V V OT V k LTC V LT V OT.V I OT = R SET R SET TA RELATED PARTS PART NMBER DESCRIPTION COMMENTS LTC9 Low Power Zero-Drift Op Amp Low Supply Current µa LTC Precision Zero-Drift Op Amp Single Supply Operation.7V to 6V, Noise Tested and Guaranteed LTC/LTC Precision Zero-Drift Op Amp Dual/Quad LTC ±V Zero-Drift Op Amp High Voltage Operation ±8V LTC Rail-to-Rail Input and Output Zero-Drift Op Amp Single Zero-Drift Op Amp with Rail-to-Rail Input and Output and Shutdown LT677 Low Noise Rail-to-Rail Input and Ouptput V OS = 9µV, V S =.7V to V Precision Op Amp LT88/LT88 Rail-to-Rail Output Precision Op Amp V OS = µv, I B = pa, V S =.7V to V LTC Dual Zero-Drift Op Amp Dual Version of the LTC in MS8 Package Linear Technology Corporation 6 McCarthy Blvd., Milpitas, CA 9-77 (8) -9 FAX: (8) -7 fa LT/TP K REV A PRINTED IN SA LINEAR TECHNOLOGY CORPORATION 999

APPLICATIO S TYPICAL APPLICATIO. LTC2051/LTC2052 Dual/Quad Zero-Drift Operational Amplifiers FEATURES DESCRIPTIO

APPLICATIO S TYPICAL APPLICATIO. LTC2051/LTC2052 Dual/Quad Zero-Drift Operational Amplifiers FEATURES DESCRIPTIO LTC/LTC Dual/Quad Zero-Drift Operational Amplifiers FEATRES Maximum Offset Voltage of μv Maximum Offset Voltage Drift of nv/ C Small Footprint, Low Profile MS/GN Packages Single Supply Operation:.V to