Session 2 MOS Transistor for RF Circuits
|
|
- Octavia Scott
- 5 years ago
- Views:
Transcription
1 Session 2 MOS Transistor for RF Circuits Session Speaker Chandramohan P.
2 Session Contents MOS transistor basics MOS equivalent circuit Single stage amplifiers Opamp design
3 Session objectives To understand the MOS device characteristics To derive MOS equivalent circuit and understand small signal model To design and analyze single stage amplifiers and Opamp
4 MOS I/V Characteristics Threshold voltage Derivation of I/V characteristics
5 MOS I/V Characteristics: Threshold Voltage () Threshold voltage (V TH ) - The value of V GS for at which a sufficient number of mobile electrons accumulate in the channel region to form a conducting channel is called the threshold voltage. V TH is given by: where Q dep V TH =Φ MS + 2Φ F +, Cox Φ MS - the difference between the work functions of the polysilicon gate and the silicon substrate, Φ F =(KT/q) ln(nsub/ni), q is electron charge, Also N sub is the doping concentration of the substrate, Q dep is the charge in the depletion region, C ox is the gate oxide capacitance per unit area. Q = 4ε Φ N : dep si F sub
6 MOS I/V Characteristics: Threshold Voltage (2) The PMOS device operates in the same manner as the NMOS device except that V GS, V DS and the threshold voltage V T are negative. As the gate-source voltage becomes sufficiently negative, an inversion layer consisting of holes is formed at the oxide-silicon interface, providing a conduction path between the source and the drain. VG -0. V p + p + n-substrate Holes Formation of inversion layer
7 Derivation of I/V Characteristics () S V G D S V G V D N+ N+ N+ N+ P-substrate a) equal source and drain voltages 0 X L P-substrate b) unequal source and drain voltages Channel charge density (charge per unit length) Q d = WC OX(VGS - V TH) Q (X) = WC (V - V(X)- V ) d OX GS TH
8 Derivation of I/V Characteristics (2) I D = -WC OX(VGS - V(X)- V TH)v The negative sign is inserted in the above formula as the charge carriers are negative. Also v denotes the velocity of the electrons in the channel I = WC (V - V(x)- V )μ D OX GS TH n dv(x) dx L V DS D OX n GS TH x=0 V=0 I dx = WC μ (V - V(x)- V )dv W I =μ C (V - V )V - V L 2 2 D n OX GS TH DS DS Here L is the effective channel length.
9 W I =μ C (V - V )V - V L 2 2 D n OX GS TH DS DS I D Triode Region Derivation of I/V Characteristics (3) Maximum drain current is given by: V GS2 V GS3 W I D,max = μnc OX (VGS - V TH) 2 L 2 V GS V GS -V TH V GS2 -V TH V GS3 -V TH V DS If VDS VGS - VTH the device operates in the triode region.
10 If Derivation of I/V Characteristics (4) V << 2(V - V ) DS GS TH W I μ C (V - V )V L D n OX GS TH DS then The drain current is a linear function of V DS. The linear relationship implies that the path from the source to the drain can be represented by a linear resistor equal to R = on W μnc OX (VGS - V TH) L If V DS << 2(VGS - V TH) the device operates in deep triode region.
11 Derivation of I/V Characteristics (5) S V G V DS S V G V DS2 > V DS N+ N+ N+ N+ 0 X P-substrate 0 X2 P-substrate pinch-off pinch-off V(x ) = V - V V(x 2) = VGS - VTH GS TH Pinch-off behavior
12 Derivation of I/V Characteristics (6) W I D = μnc OX (V ' GS - V TH) 2 L 2 I D V GS -V TH V GS2 -V TH V GS3 -V TH Saturation Region Fig: Saturation of drain current V GS3 V GS2 V GS V DS L With the approximation L ' a saturated MOSFET can be used as a current source connected between the drain and the source, an important component in analog design.
13 Derivation of I/V Characteristics (7) A MOSFET when operated in the saturation region acts as a voltage-controlled current source i.e. changes in the gate-to-source voltage gives rise changes in the drain current I D. This is known as transconductance, g m which is expressed as: di W g = = μ C (V - V ) D m n OX GS TH dvgs L V =const DS g m can also be expressed as: W 2ID g m = 2μnCOX I D = L V - V GS TH
14 Derivation of I/V Characteristics (8) g m g m g m V GS -V TH I D V GS -V TH W/L Constant W/L Constant W/L Constant The above figures show MOS transconductance as a function of overdrive and drain current
15 Transistor Second Order Effect, Body Effect VD VB<0 VG VD p + n + n + VG VB<0 p-substrate Fig: NMOS device with negative bulk voltage Suppose V s =V D =0. If V B become more negative, more holes are attracted to the substrate.
16 Body Effect () VB=0 VG VD p + n + n + p-substrate Q D VB<0 VG VD p + n + n + p-substrate Q D
17 Body Effect (2) VDD I t t Ignoring body effect. As V in varies, V out closely follows the input because the drain current remains equal to I. w I= 2 μncox - - V TH, 2 L Now suppose the substrate is tied to ground and body effect is significant. As V in and hence V out become more positive, the potential difference between the source and the bulk increases, raising the value of V TH.
18 Channel-Length Modulation () The actual length of the inverted channel gradually decreases as the potential difference between the gate and the drain increases. In saturation: W 2 ID μncox VGS - VTH + λv DS, 2 L where λ is channel-length modulation coefficient, which represents the relative variation in length for a given increment in V DS. ID VGS2 VGS VDS
19 Channel-Length Modulation (2) With channel-length modulation, some of the expressions derived for g m must be modified. W g m =μncox VGS - VTH + λv DS. L 2μC ox D g m =. + λvds W/L I Since the dependence on V DS is much weaker, the drain-source voltage is not used to set the current.
20 Subthreshold Condition () In reality for VGS VTH, a weak inversion layer still exists and some current flows from D to S. Even for VGS<VTH, ID is finite, but it exhibits an exponential dependence on VGS called sub-threshold conduction. Tthis effect can be formulated for VDS greater than roughly 200 mv as V GS I D=I0exp, ζvt where ζ> is the nonideality factor and VT=KT/q.
21 decade M. S. Ramaiah School of Advanced Studies, Bangalore Subthreshold Condition (2) logid Exponenti al Square Law As the V GS falls below V TH, the drain current drops at a finite rate. With typical values of ζ, at room temperature V GS must decrease by approximately 80 mv for I D to decrease by one decade. The exponential dependence of I D upon V GS in subthreshold operation may suggest the use of MOS device in this regime so as to achieve a higher gain. 80mV VTH VGS MOS subthreshold characteristics
22 Voltage Limitations MOSFETs experience various breakdown effects if their terminal voltage differences exceed certain limits. At high gate-source voltages, the gate oxide breaks down damaging the transistor. In short-channel devices, an excessively large drain-source voltage widens the depletion region around the drain, creating a very large drain current (the effect is called punch through )
23 Small-Signal Model () Conductance Transconductance and body effect transconductance Small signal gain Capacitances of a transistor
24 Small-Signal Model (2) Derived by producing a small increment in a bias point and calculating the resulting increment in other bias parameters. Since the drain current is a function of the gate-source voltage, a voltagedependent current source equal to g m V GS is incorporated. The lowfrequency impedance between G and S is very high. G D V GS g m V GS S Fig: Small-signal model of an ideal MOSFET
25 Small-Signal Model (3) The drain current also varies with the drain-source voltage. This effect can also be modeled by a voltage-dependent current source. G D V GS g m V GS av DS S
26 Small-Signal Model (4) Tied between D and S, the resistor is given by: dvds r 0 = = = di di /dv W 2 μnc λi ox (VGS - V TH) λ 2 L D D DS D G D V GS g m V GS r 0 S
27 Small-Signal Model (5) The bulk potential influences the threshold voltage and hence the gate-source overdrive. The drain current is a function of the bulk voltage (the bulk behaves as a second gate). Modeling this dependence by a current source connected between D and S, the value can be written as g mb V BS G D V GS g m V GS r 0 g mb V BS S
28 Small-Signal Model (6) In saturation region, g mb can be expressed as: di D W dvth g mb = =μnc ox (VGS - V TH) - dvbs L dvbs dvth dvth γ = - = - (2φ F + V SB ) dv dv 2 Also -/2 BS Thus mb m m SB γ g = g = ηg 2 2φ + V As expected, g mb is proportional to g. Last equation also suggests that incremental body effect becomes less pronounced as V SB increases. g m V GS and g mb V BS have the same polarity, i.e., raising the gate voltage has the same effect as raising the bulk potential. F SB
29 Capacitances of Transistor The complete small-signal model also includes the device capacitances. C GD G D C GS V GS g m V GS r 0 g mb V BS C GB V BS S C SB C DB B
30 Single Stage Amplifiers
31 Common Source Stage vdd M off RD V out =V in -V th V in M V out V in Vth V A out v VDD R V V out in R D D 2 n C n C ox ox W L W L V V 2 in th Vth gmrd
32 CS Stage with Diode Connected Load () Ix V GmV ro Vx Diode-connected NMOS and PMOS devices Small signal equivalent circuit
33 CS Stage with Diode Connected Load (2) vdd M Ix Vx Arrangement for measuring the equivalent resistance of a diode-connected MOSFET
34 CS stage with Diode Connected Load (3) I vdd vdd M2 M Vou t vout vdd M2 I t Cp Vdd VTH2 t A v G m G m G mb2 G G m m2
35 CS stage with Diode Connected Load (4) vout Vdd Vdd VTH2 M2 A VOUT M VTH A v G G m m2 M. S. Ramaiah School of Advanced Studies, Bangalore
36 CS Stage with Current-Source Load M2 vdd A v g m R D g m r0 r 02 Vb M2 M g r m 0 2 w l n C ox I d I D M. S. Ramaiah School of Advanced Studies, Bangalore
37 CS Stage with Triode Load vdd vdd M2 Vb Ron2 M max =VDD
38 CS Stage with Source Degeneration ID RD V M ID gm V RS RS G m g g m m R s A v G m R D gmr g R m D s
39 Small-signal Equivalent Circuit of a Degenerated CS Stage I D V in V G M V G MB V BS r o R S
40 Source Follower () Vdd M Rs VTH (b) (a) Source follower Its input-output characteristic Input-output characteristic can be expressed as: 2 n C ox W L (V in V TH V out ) 2 R S V out
41 Source Follower (2) Calculate the small-signal gain of the circuit by differentiating both sides with respect to V in Since V V TH in 2 Also note that Consequently, W ncox 2( VTH ) L V V out in V V out g in m, nc 2 ncox 2 A n v C ox W L ox (V W L in W L 2(V 2(V gmr (g g m S mb V V V in TH )R S in TH in V V V V V TH out TH V ) out in V out R out )R S )R S S V V ( ) out in
42 Source Follower (3) The result is more easily obtained with the aid of a small-signal equivalent circuit. V in -V =V out, V bs =-V out.,and g m V - g mb V out =V out /R s are obtained below: + Av + - V - gmv gmbvbs.0 +ή Rs VTH Small-signal equivalent circuit of source follower Source follower using an NMOS transistor as current source
43 Source Follower with NMOS transistor as current source () Vdd Vdd M M I Vb M2 (a) Source follower using an NMOS transistor (b) as current source To gain a better understanding of source followers, calculate the small-signal output resistance of the circuit. Using the equivalent circuit and V =-V x : I x g m V x g mb V x 0
44 Source Follower with NMOS transistor as Current Source (2) (b) Vdd + Vdd ac V gmv gmbvbs ac M - M Ix (a) Rout Vx + - Vx Ix + - (b) Fig: Calculation of the output impendence of a source follower R out g m g mb (c)
45 Source Follower with NMOS transistor as Current Source (3) The magnitude of the current source g mb V bs is linearly proportional to the voltage across it. Such behaviour is that of a simple resistor equal to /g mb,yielding the smallsignal model. M. S. Ramaiah School of Advanced Studies, Bangalore + V gmbvx gmv + V gmv - - Vx Ix + - Vx Ix + - (a) Fig: Source follower including body effect Without /g mb,the output resistance equals /g m,, concluding that R out g m g mb g m g mb (b)
46 Source Follower with NMOS transistor as current source (4) + g m V g m V + V out V in V out V in + - gmb g mb gm Fig: Representation of intrinsic source follower by a Thevenin equivalent A v gmb g g m mb g m gm g mb
47 Source Follower with NMOS transistor as Current Source (5) A v ro ro2 RL gmb ro ro2 RL g g mb m Vdd + V gmv M Vb M2 RL gmb ro ro2 RL (a) Small-signal equivalent circuit Source follower driving load resistance (b)
48 Source Follower with NMOS M. S. Ramaiah School of Advanced Studies, Bangalore Transistor as Current Source (6) Vdd Vdd M2 Vb Vb n-well n-well Contacts M (a) GND (b) Fig: PMOS source follower with no body effect
49 Source Follower with NMOS transistor as Current Source (7) Vdd ID X M2 M Vb M3 Fig: Cascode of source follower & CS stage
50 Source Follower with NMOS Transistor as Current Source (8) The load can be driven by a source follower with an overall R voltage gain of L SF V in RL g m Vdd Vdd RL M I RL The load can be included as part (a) of a common source V stage proving a gain of out V in CS g m R L (b)
51 Common-Gate Stage () Vdd RD RD M Vb C M Vb I (a) Common-gate stage with CG stage with capacitive direct coupling at input coupling at input Assume that V in decreases from a large positive value. For V in V b -V TH,M is off and V out =V DD. For lower values of V in : W 2 ID ncox (Vb VTH) 2 L if M is in saturation, As V in decreases, so does V out eventually driving M into the triode region. (b)
52 Common-Gate Stage (2) DD n OX W L (V If M is saturated, the output voltage can be expressed as V V out 2 V C DD 2 n b C OX V in W L V (V b TH ) 2 R V in D V V b TH ) 2 V R TH D Vdd Fig: Common-gate input-output characteristic VTH Vb-VTH
53 Common-Gate Stage (3) Obtaining a small-signal gain of Since V V TH in V V V V out in TH SB V V out in n n C C OX OX W L W L (V (V b b V V in in, the following is obtained V V TH TH ) ) V V TH in R D R D gm( ) RD The gain is positive. Interestingly, body effect increases the equivalent transconductance of the stage. The circuit can be analyzed with the aid of its equivalent. Noting that the current flowing through R S is equal to V out /R D,this is obtained: V RS 0 R D
54 Common-Gate Stage (4) Vdd + RD V gmv ro gmbvbs RD Vb M ro - X Rs Rs (a) CG stage with finite output resistance Since the current through r O is equal to V out /R D -g m V -g mb V,it can be written ro gmv gmbv RS R D RD Upon substitution for V, R ro (gm gmb) R D R (b) Small-signal equivalent circuit. S D V in R RD S V in V out
55 It follows that Common-Gate Stage (5) V V out in r O (gm g (g g )r m mb mb O )r R O S R S R The gain of the common-gate stage is slightly higher due to body effect. D R D Vdd + IX RD M V gmv ro gmbvbs RD Vb ro - (a) Rin IX VX + - Input resistance of a CG stage (b) Small-signal equivalent circuit Since V =-V X and the current through r O is equal to I X +g m V +g mb V =I X -(g m +g mb )V x, the voltages can be added up across r O and R D as R I r I (g g )V V Thus, D X V I X X O X R (g D m m r g O mb )r mb O X (g m X RD g mb )r O g m g mb
56 First suppose R Common-Gate Stage (6) D 0. Then, V I X (g ro g X m mb)r O gm gmb ro The input impedance of a common-gate stage is relatively low only if the load impedance connected to the drain is small. Vdd I In order to calculate the output impedance of the common-gate stage, R out ={ [+(g m +g mb )r O ]R S +r O } R D, Vb M ro ++(3.3)>> A v =(g m +g mb )r O + IX + - Fig: Input resistance of CG stage with ideal current source load
57 Common-Gate Stage (7) Vdd Vdd Vdd I I RD Vb M ro Vb M ro Vb M ro VX + - X X X Rs Rs (a) Figure 3.47 (b) Fig: Calculation of output resistance of a CG stage
58 Cascode Stage () M generates a small-signal drain current proportional to V in & M 2 simply rules the current to R D. Vdd Vdd RD RD gm M2 Vb Vb M2 + VGS2-VTH2 M X + VTH - X M - + VGS-VTH - Cascode stage Allowed voltages in cascode stage.
59 Cascode Stage (2) As V in exceeds V TH, M begins to draw current, and V out drops. Since I D2 increases, V GS2 must increase as well, causing V X to fall. Vdd + gmv V2 gm2v2 gmbvbs RD - Vb-VTH2 + VX + - V gmv - VTH Input-output characteristic of a cascode stage Small-signal equivalent circuit of cascode stage
60 Cascode Stage (3) An important property of the cascode structure is its high output impedance. To calculate R out,the circuit can be viewed as a common-source stage with a degeneration resistor equal to r o.thus, R out =[+(g m2 +g mb2 )r o2 ]r O +r O2 Rout Rout Rout M2 M2 Vb2 M3 ro Vb M2 M M Calculation of output resistance of cascode stage Triple cascode
61 Vdd Cascode Stage (4) If both M & M 2 operate in saturation, then G m g m & R out (g m2 +g mb2 )r O r O2, yielding A v =(g m2 +g mb2 )r o2 g mb r O I ID ID ID W L W 4L W L Vb M2 M (a) (b) Vb W L Cascode stage with current-source load Increasing output impedance by increasing the device length or cascoding. Now consider the output impedance achieved in each case. Since W gmro 2nCOX ID L I D (c)
62 Cascode Stage (5) If the gate bias voltages are chosen properly, the maximum output swing is equal to V dd -(V GS V TH )-(V GS2 V TH2 )- (V GS3 V TH3 ) - (V GS4 V TH4 ). Substituting G m g m & R out ={[+(g m2 +g mb2 )r o2 ]r O +r O2 } {[+(g m3 +g mb3 )r o3 ]r O4 +r o3 } A v g m R out is obtained. For typical values, the voltage gain is approximated as A v g m [(g m2 r o2 r O ) (g m3 r O3 r o4 )] Vb2 M2 + - Vx P Vb M As V x falls below V b2 -V TH2,M 2 requires a larger gate-source overdrive so as to sustain the current drawn by M. W 2 ID2 ncox [ 2(Vb 2 VP VTH2 )(VX VP ) (VX VP ) ] 2 L 2
63 Folded Cascode () Vdd Vdd Vdd RD RD I M M2 Vb M M2 Vb X M M2 Vb gm (a) I RD Simple folded cascode (b) Folded cascode with proper biasing (c) Folded cascode with NMOS input For V in >V dd - V TH,M is off & M 2 carries all of I (if I is excessively large,m 2 may enter deep triode region, possibly driving I into the triode region as well), yielding V out =V DD -I R D.For V in <V DD - V TH,M turns on in saturation, giving W 2 ID2 I pcox (VDD VTH ) 2 L
64 Folded Cascode (2) As V in drops, I D2 decreases further falling to zero if I D =I. For this to occur: Thus, V 2 p C V OX W L (V C DD V in 2I W L V TH V in DD TH p OX 2 ) I Vdd I ID ID2 Vdd -RDID Vdd -RDID Vdd - VTH Large-signal characteristics of folded cascode Vdd - VTH
65 Session summary Small signal model of MOS transistor consists of voltage controlled current source, drain to source resistance, bulk controlled voltage source Capacitances of MOS introduce delay CS is used for voltage amplification, CD is used as voltage follower and CG is used as impedance matching network In design of Opamp, phase margin should be 60 degrees for good stability
Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers
Chapter 4 CMOS Cascode Amplifiers 4.1 Introduction A single stage CMOS amplifier cannot give desired dc voltage gain, output resistance and transconductance. The voltage gain can be made to attain higher
More informationECE315 / ECE515 Lecture 8 Date:
ECE35 / ECE55 Lecture 8 Date: 05.09.06 CS Amplifier with Constant Current Source Current Steering Circuits CS Stage Followed by CG Stage Cascode as Current Source Cascode as Amplifier ECE35 / ECE55 CS
More informationEECS3611 Analog Integrated Circuit Design. Lecture 3. Current Source and Current Mirror
EECS3611 Analog ntegrated Circuit Design Lecture 3 Current Source and Current Mirror ntroduction Before any device can be used in any application, it has to be properly biased so that small signal AC parameters
More informationMicroelectronics Part 2: Basic analog CMOS circuits
GBM830 Dispositifs Médicaux Intelligents Microelectronics Part : Basic analog CMOS circuits Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim!! http://www.cours.polymtl.ca/gbm830/! mohamad.sawan@polymtl.ca!
More informationMOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals.
MOSFET Terminals The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals. For an n-channel MOSFET, the SOURCE is biased at a lower potential (often
More informationECE315 / ECE515 Lecture 7 Date:
Lecture 7 ate: 01.09.2016 CG Amplifier Examples Biasing in MOS Amplifier Circuits Common Gate (CG) Amplifier CG Amplifier- nput is applied at the Source and the output is sensed at the rain. The Gate terminal
More informationD n ox GS THN DS GS THN DS GS THN. D n ox GS THN DS GS THN DS GS THN
Name: EXAM #3 Closed book, closed notes. Calculators may be used for numeric computations only. All work is to be your own - show your work for maximum partial credit. Data: Use the following data in all
More informationCMOS Analog Design. Introduction. Prof. Dr. Bernhard Hoppe LECTURE NOTES. Prof. Dr. Hoppe CMOS Analog Design 2
CMOS Analog Design LECTURE NOTES Prof. Dr. Bernhard Hoppe Introduction Prof. Dr. Hoppe CMOS Analog Design 2 Analog Integrated Circuits Design Steps: 1. Definition 2. Implementation 3. Simulation 4. Geometrical
More informationField Effect Transistors
Field Effect Transistors LECTURE NO. - 41 Field Effect Transistors www.mycsvtunotes.in JFET MOSFET CMOS Field Effect transistors - FETs First, why are we using still another transistor? BJTs had a small
More informationChapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier
Chapter 5 Operational Amplifiers and Source Followers 5.1 Operational Amplifier In single ended operation the output is measured with respect to a fixed potential, usually ground, whereas in double-ended
More informationOperational Amplifiers
CHAPTER 9 Operational Amplifiers Analog IC Analysis and Design 9- Chih-Cheng Hsieh Outline. General Consideration. One-Stage Op Amps / Two-Stage Op Amps 3. Gain Boosting 4. Common-Mode Feedback 5. Input
More informationUNIT 3: FIELD EFFECT TRANSISTORS
FIELD EFFECT TRANSISTOR: UNIT 3: FIELD EFFECT TRANSISTORS The field effect transistor is a semiconductor device, which depends for its operation on the control of current by an electric field. There are
More informationWeek 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model
Week 9a OUTLINE MOSFET I vs. V GS characteristic Circuit models for the MOSFET resistive switch model small-signal model Reading Rabaey et al.: Chapter 3.3.2 Hambley: Chapter 12 (through 12.5); Section
More informationUNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences.
UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences Discussion #9 EE 05 Spring 2008 Prof. u MOSFETs The standard MOSFET structure is shown
More information8. Characteristics of Field Effect Transistor (MOSFET)
1 8. Characteristics of Field Effect Transistor (MOSFET) 8.1. Objectives The purpose of this experiment is to measure input and output characteristics of n-channel and p- channel field effect transistors
More informationChapter 4: Differential Amplifiers
Chapter 4: Differential Amplifiers 4.1 Single-Ended and Differential Operation 4.2 Basic Differential Pair 4.3 Common-Mode Response 4.4 Differential Pair with MOS Loads 4.5 Gilbert Cell Single-Ended and
More informationLecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and
Lecture 16: MOS Transistor models: Linear models, SPICE models Context In the last lecture, we discussed the MOS transistor, and added a correction due to the changing depletion region, called the body
More informationECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 2: Basic MOS Physics Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture Semiconductor
More informationMOS Field-Effect Transistors (MOSFETs)
6 MOS Field-Effect Transistors (MOSFETs) A three-terminal device that uses the voltages of the two terminals to control the current flowing in the third terminal. The basis for amplifier design. The basis
More information6.976 High Speed Communication Circuits and Systems Lecture 5 High Speed, Broadband Amplifiers
6.976 High Speed Communication Circuits and Systems Lecture 5 High Speed, Broadband Amplifiers Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott Broadband Communication
More informationMOSFET & IC Basics - GATE Problems (Part - I)
MOSFET & IC Basics - GATE Problems (Part - I) 1. Channel current is reduced on application of a more positive voltage to the GATE of the depletion mode n channel MOSFET. (True/False) [GATE 1994: 1 Mark]
More informationField-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;
Chapter 3 Field-Effect Transistors (FETs) 3.1 Introduction Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; The concept has been known
More informationLecture-45. MOS Field-Effect-Transistors Threshold voltage
Lecture-45 MOS Field-Effect-Transistors 7.4. Threshold voltage In this section we summarize the calculation of the threshold voltage and discuss the dependence of the threshold voltage on the bias applied
More informationECE315 / ECE515 Lecture 5 Date:
Lecture 5 ate: 20.08.2015 MOSFET Small Signal Models, and Analysis Common Source Amplifier Introduction MOSFET Small Signal Model To determine the small-signal performance of a given MOSFET amplifier circuit,
More informationLecture 13. Biasing and Loading Single Stage FET Amplifiers. The Building Blocks of Analog Circuits - III
Lecture 3 Biasing and Loading Single Stage FET Amplifiers The Building Blocks of Analog Circuits III In this lecture you will learn: Current biasing of circuits Current sources and sinks for CS, CG, and
More informationBasic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair,
Basic Circuits Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair, CCS - Basic Circuits P. Fischer, ZITI, Uni Heidelberg, Seite 1 Reminder: Effect of Transistor Sizes Very crude classification:
More informationSub-Threshold Region Behavior of Long Channel MOSFET
Sub-threshold Region - So far, we have discussed the MOSFET behavior in linear region and saturation region - Sub-threshold region is refer to region where Vt is less than Vt - Sub-threshold region reflects
More informationMOS TRANSISTOR THEORY
MOS TRANSISTOR THEORY Introduction A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain is modulated by a voltage applied to the
More informationEE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)
EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 7-1 Simplest Model of MOSFET (from EE16B) 7-2 CMOS Inverter 7-3 CMOS NAND
More informationMetal Oxide Semiconductor Field-Effect Transistors (MOSFETs)
Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs) Device Structure N-Channel MOSFET Providing electrons Pulling electrons (makes current flow) + + + Apply positive voltage to gate: Drives away
More informationMOS Field Effect Transistors
MOS Field Effect Transistors A gate contact gate interconnect n polysilicon gate source contacts W active area (thin oxide area) polysilicon gate contact metal interconnect drain contacts A bulk contact
More informationChapter 1. Introduction
EECS3611 Analog Integrated Circuit esign Chapter 1 Introduction EECS3611 Analog Integrated Circuit esign Instructor: Prof. Ebrahim Ghafar-Zadeh, Prof. Peter Lian email: egz@cse.yorku.ca peterlian@cse.yorku.ca
More information55:041 Electronic Circuits
55:041 Electronic Circuits Mosfet Review Sections of Chapter 3 &4 A. Kruger Mosfet Review, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width 1 10-6 m or less Thickness 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor
More informationEE70 - Intro. Electronics
EE70 - Intro. Electronics Course website: ~/classes/ee70/fall05 Today s class agenda (November 28, 2005) review Serial/parallel resonant circuits Diode Field Effect Transistor (FET) f 0 = Qs = Qs = 1 2π
More informationWeek 7: Common-Collector Amplifier, MOS Field Effect Transistor
EE 2110A Electronic Circuits Week 7: Common-Collector Amplifier, MOS Field Effect Transistor ecture 07-1 Topics to coer Common-Collector Amplifier MOS Field Effect Transistor Physical Operation and I-V
More informationSolid State Device Fundamentals
Solid State Device Fundamentals 4.4. Field Effect Transistor (MOSFET) ENS 463 Lecture Course by Alexander M. Zaitsev alexander.zaitsev@csi.cuny.edu Tel: 718 982 2812 4N101b 1 Field-effect transistor (FET)
More informationECEN325: Electronics Summer 2018
ECEN325: Electronics Summer 2018 Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET) Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Reading H5 due today Exam 2 on
More informationLecture 20 Transistor Amplifiers (II) Other Amplifier Stages
Lecture 20 Transistor Amplifiers (II) Other Amplifier Stages Outline Common drain amplifier Common gate amplifier Reading Assignment: Howe and Sodini; Chapter 8, Sections 8.78.9 6.02 Spring 2009 . Common
More informationField Effect Transistors (FET s) University of Connecticut 136
Field Effect Transistors (FET s) University of Connecticut 136 Field Effect Transistors (FET s) FET s are classified three ways: by conduction type n-channel - conduction by electrons p-channel - conduction
More informationThree Terminal Devices
Three Terminal Devices - field effect transistor (FET) - bipolar junction transistor (BJT) - foundation on which modern electronics is built - active devices - devices described completely by considering
More informationFIELD EFFECT TRANSISTOR (FET) 1. JUNCTION FIELD EFFECT TRANSISTOR (JFET)
FIELD EFFECT TRANSISTOR (FET) The field-effect transistor (FET) is a three-terminal device used for a variety of applications that match, to a large extent, those of the BJT transistor. Although there
More informationAnalog IC Design. Lecture 1,2: Introduction & MOS transistors. Henrik Sjöland. Dept. of Electrical and Information Technology
Analog IC Design Lecture 1,2: Introduction & MOS transistors Henrik.Sjoland@eit.lth.se Part 1: Introduction Analogue IC Design (7.5hp, lp2) CMOS Technology Analog building blocks in CMOS Single- and multiple
More informationCurrent Mirrors. Current Source and Sink, Small Signal and Large Signal Analysis of MOS. Knowledge of Various kinds of Current Mirrors
Motivation Current Mirrors Current sources have many important applications in analog design. For example, some digital-to-analog converters employ an array of current sources to produce an analog output
More informationConduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor
Conduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris,
More informationTopic 2. Basic MOS theory & SPICE simulation
Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris, Ch 2 & 5.1-5.3 Rabaey, Ch 3) URL: www.ee.ic.ac.uk/pcheung/
More informationConduction Characteristics of MOS Transistors (for fixed Vds) Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor
Conduction Characteristics of MOS Transistors (for fixed Vds) Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris,
More informationUNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press
UNIT-1 Bipolar Junction Transistors Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press Figure 6.1 A simplified structure of the npn transistor. Microelectronic Circuits, Sixth
More informationMEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I
MEASUREMENT AND INSTRUMENTATION STUDY NOTES The MOSFET The MOSFET Metal Oxide FET UNIT-I As well as the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available
More information! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)
ESE370: ircuit-level Modeling, Design, and Optimization for Digital Systems Today! PN Junction! MOS Transistor Topology! Threshold Lec 7: September 16, 2015 MOS Transistor Operating Regions Part 1! Operating
More information8. Combinational MOS Logic Circuits
8. Combinational MOS Introduction Combinational logic circuits, or gates, witch perform Boolean operations on multiple input variables and determine the output as Boolean functions of the inputs, are the
More informationINTRODUCTION TO ELECTRONICS EHB 222E
INTRODUCTION TO ELECTRONICS EHB 222E MOS Field Effect Transistors (MOSFETS II) MOSFETS 1/ INTRODUCTION TO ELECTRONICS 1 MOSFETS Amplifiers Cut off when v GS < V t v DS decreases starting point A, once
More information55:041 Electronic Circuits
55:041 Electronic Circuits MOSFETs Sections of Chapter 3 &4 A. Kruger MOSFETs, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width = 1 10-6 m or less Thickness = 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor
More informationLecture 4. MOS transistor theory
Lecture 4 MOS transistor theory 1.7 Introduction: A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain is modulated by a voltage
More informationSKEL 4283 Analog CMOS IC Design Current Mirrors
SKEL 4283 Analog CMOS IC Design Current Mirrors Dr. Nasir Shaikh Husin Faculty of Electrical Engineering Universiti Teknologi Malaysia Current Mirrors 1 Objectives Introduce and characterize the current
More informationECE315 / ECE515 Lecture 9 Date:
Lecture 9 Date: 03.09.2015 Biasing in MOS Amplifier Circuits Biasing using Single Power Supply The general form of a single-supply MOSFET amplifier biasing circuit is: We typically attempt to satisfy three
More informationChapter 8. Field Effect Transistor
Chapter 8. Field Effect Transistor Field Effect Transistor: The field effect transistor is a semiconductor device, which depends for its operation on the control of current by an electric field. There
More informationLecture 20 Transistor Amplifiers (II) Other Amplifier Stages. November 17, 2005
6.012 Microelectronic Devices and Circuits Fall 2005 Lecture 20 1 Lecture 20 Transistor Amplifiers (II) Other Amplifier Stages November 17, 2005 Contents: 1. Common source amplifier (cont.) 2. Common drain
More informationSolid State Devices & Circuits. 18. Advanced Techniques
ECE 442 Solid State Devices & Circuits 18. Advanced Techniques Jose E. Schutt-Aine Electrical l&c Computer Engineering i University of Illinois jschutt@emlab.uiuc.edu 1 Darlington Configuration - Popular
More informationLECTURE 09 LARGE SIGNAL MOSFET MODEL
Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-1 LECTURE 9 LARGE SIGNAL MOSFET MODEL LECTURE ORGANIZATION Outline Introduction to modeling Operation of the MOS transistor Simple large signal model
More informationECE 546 Lecture 12 Integrated Circuits
ECE 546 Lecture 12 Integrated Circuits Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine 1 Integrated Circuits IC Requirements
More informationECE 340 Lecture 40 : MOSFET I
ECE 340 Lecture 40 : MOSFET I Class Outline: MOS Capacitance-Voltage Analysis MOSFET - Output Characteristics MOSFET - Transfer Characteristics Things you should know when you leave Key Questions How do
More informationFull Paper ACEEE Int. J. on Control System and Instrumentation, Vol. 4, No. 2, June 2013
ACEEE Int J on Control System and Instrumentation, Vol 4, No 2, June 2013 Analys and Design of CMOS Source Followers and Super Source Follower Mr D K Shedge 1, Mr D A Itole 2, Mr M P Gajare 3, and Dr P
More informationSolid State Devices- Part- II. Module- IV
Solid State Devices- Part- II Module- IV MOS Capacitor Two terminal MOS device MOS = Metal- Oxide- Semiconductor MOS capacitor - the heart of the MOSFET The MOS capacitor is used to induce charge at the
More informationHomework 2 Solutions. Perform.op analysis, the small-signal parameters of M1 and M2 are shown below.
Problem 1 Homework 2 Solutions 1) Circuit schematic Perform.op analysis, the small-signal parameters of M1 and M2 are shown below. Small-signal parameters of M1 gds = 9.723u gm = 234.5u region = 2 vds
More informationExperiment 3. 3 MOSFET Drain Current Modeling. 3.1 Summary. 3.2 Theory. ELEC 3908 Experiment 3 Student#:
Experiment 3 3 MOSFET Drain Current Modeling 3.1 Summary In this experiment I D vs. V DS and I D vs. V GS characteristics are measured for a silicon MOSFET, and are used to determine the parameters necessary
More informationIntroduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)
Microelectronic Circuits Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Slide 1 MOSFET Construction MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Slide 2
More informationMODULE-2: Field Effect Transistors (FET)
FORMAT-1B Definition: MODULE-2: Field Effect Transistors (FET) FET is a three terminal electronic device used for variety of applications that match with BJT. In FET, an electric field is established by
More informationDigital Electronics. By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology
K. N. Toosi University of Technology Chapter 7. Field-Effect Transistors By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology http://wp.kntu.ac.ir/faradji/digitalelectronics.htm
More informationECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers
ECE 442 Solid State Devices & Circuits 15. Differential Amplifiers Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 442 Jose Schutt Aine 1 Background
More informationNAME: Last First Signature
UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 130: IC Devices Spring 2003 FINAL EXAMINATION NAME: Last First Signature STUDENT
More informationLecture 16: Small Signal Amplifiers
Lecture 16: Small Signal Amplifiers Prof. Niknejad Lecture Outline Review: Small Signal Analysis Two Port Circuits Voltage Amplifiers Current Amplifiers Transconductance Amps Transresistance Amps Example:
More informationMOSFET in ON State (V GS > V TH )
ndian nstitute of Technology Jodhpur, Year 08 Analog Electronics (ourse ode: EE34) ecture 8 9: MOSFETs, Biasing ourse nstructor: Shree Prakash Tiwari Email: sptiwari@iitj.ac.in Webpage: http://home.iitj.ac.in/~sptiwari/
More informationGeorgia Institute of Technology School of Electrical and Computer Engineering. Midterm Exam
Georgia Institute of Technology School of Electrical and Computer Engineering Midterm Exam ECE-3400 Fall 2013 Tue, September 24, 2013 Duration: 80min First name Solutions Last name Solutions ID number
More informationChapter 4 Single-stage MOS amplifiers
Chapter 4 Single-stage MOS amplifiers ELEC-H402/CH4: Single-stage MOS amplifiers 1 Single-stage MOS amplifiers NMOS as an amplifier: example of common-source circuit NMOS amplifier example Introduction
More informationSummary of Lecture Notes on Metal-Oxide-Semiconductor, Field-Effect Transistors (MOSFETs)
Mani Vaidyanathan 1 Summary of Lecture Notes on Metal-Oxide-Semiconductor, Field-Effect Transistors (MOSFETs) Introduction 1. We began by asking, Why study MOSFETs? The answer is, Because MOSFETs are the
More informationProf. Paolo Colantonio a.a
Prof. Paolo Colantonio a.a. 20 2 Field effect transistors (FETs) are probably the simplest form of transistor, widely used in both analogue and digital applications They are characterised by a very high
More informationElectronic CAD Practical work. Week 1: Introduction to transistor models. curve tracing of NMOS transfer characteristics
Electronic CAD Practical work Dr. Martin John Burbidge Lancashire UK Tel: +44 (0)1524 825064 Email: martin@mjb-rfelectronics-synthesis.com Martin Burbidge 2006 Week 1: Introduction to transistor models
More informationUnit III FET and its Applications. 2 Marks Questions and Answers
Unit III FET and its Applications 2 Marks Questions and Answers 1. Why do you call FET as field effect transistor? The name field effect is derived from the fact that the current is controlled by an electric
More informationEE 230 Fall 2006 Experiment 11. Small Signal Linear Operation of Nonlinear Devices
EE 230 Fall 2006 Experiment 11 Small Signal Linear Operation of Nonlinear Devices Purpose: The purpose of this laboratory experiment is to investigate the use of small signal concepts for designing and
More informationQUESTION BANK for Analog Electronics 4EC111 *
OpenStax-CNX module: m54983 1 QUESTION BANK for Analog Electronics 4EC111 * Bijay_Kumar Sharma This work is produced by OpenStax-CNX and licensed under the Creative Commons Attribution License 4.0 Abstract
More informationEE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017
EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017 Objective: The objective of this laboratory experiment is to become more familiar with the operation of
More informationAnalysis and Design of Analog Integrated Circuits Lecture 8. Cascode Techniques
Analysis and Design of Analog Integrated Circuits Lecture 8 Cascode Techniques Michael H. Perrott February 15, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Review of Large Signal Analysis
More informationDepletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET
Ch. 13 MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor : I D D-mode E-mode V g The gate oxide is made of dielectric SiO 2 with e = 3.9 Depletion-mode operation ( 공핍형 ): Using an input gate voltage
More informationCS and CE amplifiers with loads:
CS and CE amplifiers with loads: The Common-Source Circuit The most basic IC MOS amplifier is shown in fig.(1). The source of MOS transistor is grounded, also the drain resistor RD replaced by a constant-current
More informationElectronics Review Flashcards
November 21, 2011 1 Op Amps 2 Diodes 3 Silicon 4 pn Junctions 5 BJTs 6 MOSFETs Open Loop Characteristics Open-Loop Op-Amp Characteristics (first-order model) Closed Loop Characteristics Closed-Loop Op-Amp
More informationVoltage Biasing Considerations (From the CS atom toward the differential pair atom) Claudio Talarico, Gonzaga University
Voltage Biasing Considerations (From the CS atom toward the differential pair atom) Claudio Talarico, Gonzaga University Voltage Biasing Considerations In addition to bias currents, building a complete
More information6.776 High Speed Communication Circuits Lecture 6 MOS Transistors, Passive Components, Gain- Bandwidth Issue for Broadband Amplifiers
6.776 High Speed Communication Circuits Lecture 6 MOS Transistors, Passive Components, Gain- Bandwidth Issue for Broadband Amplifiers Massachusetts Institute of Technology February 17, 2005 Copyright 2005
More informationAnalysis and Design of Analog Integrated Circuits Lecture 6. Current Mirrors
Analysis and Design of Analog Integrated Circuits ecture 6 Current Mirrors Michael H. Perrott February 8, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. From ecture 5: Basic Single-Stage
More informationEE301 Electronics I , Fall
EE301 Electronics I 2018-2019, Fall 1. Introduction to Microelectronics (1 Week/3 Hrs.) Introduction, Historical Background, Basic Consepts 2. Rewiev of Semiconductors (1 Week/3 Hrs.) Semiconductor materials
More information444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407
Index A Accuracy active resistor structures, 46, 323, 328, 329, 341, 344, 360 computational circuits, 171 differential amplifiers, 30, 31 exponential circuits, 285, 291, 292 multifunctional structures,
More informationIntroduction to VLSI ASIC Design and Technology
Introduction to VLSI ASIC Design and Technology Paulo Moreira CERN - Geneva, Switzerland Paulo Moreira Introduction 1 Outline Introduction Is there a limit? Transistors CMOS building blocks Parasitics
More informationLecture 24 - The Si surface and the Metal-Oxide-Semiconductor Structure (cont.) The Long Metal-Oxide-Semiconductor Field-Effect Transistor
6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 24-1 Lecture 24 - The Si surface and the Metal-Oxide-Semiconductor Structure (cont.) The Long Metal-Oxide-Semiconductor Field-Effect
More informationAnalog Electronics Circuits FET small signal Analysis. Nagamani A N. Lecturer, PESIT, Bangalore 85. FET small signal Analysis
Analog Electronics Circuits FET small signal Analysis Nagamani A N Lecturer, PESIT, Bangalore 85 Email nagamani@pes.edu FET small signal Analysis FET introduction and working principles FET small signal
More informationF7 Transistor Amplifiers
Lars Ohlsson 2018-09-25 F7 Transistor Amplifiers Outline Transfer characteristics Small signal operation and models Basic configurations Common source (CS) CS/CE w/ source/ emitter degeneration resistance
More informationBJT Amplifier. Superposition principle (linear amplifier)
BJT Amplifier Two types analysis DC analysis Applied DC voltage source AC analysis Time varying signal source Superposition principle (linear amplifier) The response of a linear amplifier circuit excited
More informationDifferential Amplifiers. EE105 - Spring 2007 Microelectronic Devices and Circuits. Audio Amplifier Example. Small-Signal Model for Bipolar Transistor
EE105 - Spring 007 Microelectronic Devices and Circuits Lecture 8 Differential Amplifiers Differential Amplifiers General Considerations MOS Differential Pair Cascode Differential Amplifiers Common-Mode
More informationFundamentos de Electrónica Lab Guide
Fundamentos de Electrónica Lab Guide Field Effect Transistor MOS-FET IST-2016/2017 2 nd Semester I-Introduction These are the objectives: a. n-type MOSFET characterization from the I(U) characteristics.
More informationChapter 10 Differential Amplifiers
Chapter 10 Differential Amplifiers 10.1 General Considerations 10.2 Bipolar Differential Pair 10.3 MOS Differential Pair 10.4 Cascode Differential Amplifiers 10.5 Common-Mode Rejection 10.6 Differential
More informationCOMPARISON OF THE MOSFET AND THE BJT:
COMPARISON OF THE MOSFET AND THE BJT: In this section we present a comparison of the characteristics of the two major electronic devices: the MOSFET and the BJT. To facilitate this comparison, typical
More informationLecture 34: Designing amplifiers, biasing, frequency response. Context
Lecture 34: Designing amplifiers, biasing, frequency response Prof J. S. Smith Context We will figure out more of the design parameters for the amplifier we looked at in the last lecture, and then we will
More information