Microelectronics Part 2: Basic analog CMOS circuits

Size: px
Start display at page:

Download "Microelectronics Part 2: Basic analog CMOS circuits"

Transcription

1 GBM830 Dispositifs Médicaux Intelligents Microelectronics Part : Basic analog CMOS circuits Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim!! mohamad.sawan@polymtl.ca! M548 February 0 Outline Main CMOS circuits design rules Introduction The CMOS process CMOS technology processing The MOS Transistor Basic device physics Small Signal Model Basic analog CMOS circuits Inverter Voltage follower Current mirrors Amplifiers and Op-Amps GBM830 - Dispositifs Médicaux Intelligents

2 Small-Signal Models of MOS Transistors I d = I D i d Study the linear model of MOS transistor around an operating point.! MOS in saturation: V GS >V th and V DS >V GS -V th! V GS v i- V DS I d = µ n C ox ( L V V γ Φ V Φ GS th0 F SB F ) ( λv DS ) I d = f (V GS,V DS,V SB ) " = I D i d = I D I % d $ ' # & ΔV " I d % GS $ ' # & ΔV " I % d DS $ ' # & ΔV BS V GS V DS V BS GBM830 - Dispositifs Médicaux Intelligents 3 Small-Signal Models of MOS Transistors Transconductance g m! G D g m I D V GS I D = µ n C ox µ n C ox L λv DS ( )( V GS V t ) ( L V V GS t ) λv DS << g m µ n C ox L V ( GS V t ) µ n C ox L I D = I D V Dsat S Vgs gmvgs Vbs B gmbvbs rds Output resistance r ds g ds r ds I D V DS g ds = µ n C ox ( V DS L λ V DS )( V GS V t ) = µ C n ox L λ ( V V GS t ) λ I D GBM830 - Dispositifs Médicaux Intelligents 4

3 Small-Signal Models of MOS Transistors Body Transconducatnce g mb! g mb I DS V BS = µ n C ox ( V BS L V V GS th ) = µ C n ox ( L V V GS th ) V th V BS ( ) V th = V th0 γ Φ F V BS Φ F G D γ g mb = g m Φ F V SB S Vgs gmvgs gmbvbs rds γ = qεn A C Ox Vbs B GBM830 - Dispositifs Médicaux Intelligents 5 Small-Signal Models of MOS Transistors Example :! Υ = 0.3,! G D λ n Ξ 0.05 (/V),! Φi F = 0.6V,! V gs g m v gs g mb v bs I D = ma,! V dsat = 00mV,! V SB = 00mV.! S V bs r ds g m = ma/v (ms); S=Siemen! g mb = 0.8 ma/v Ξ 0% g m! r ds = 40 k.! B GBM830 - Dispositifs Médicaux Intelligents 6 3

4 Small-Signal Models of MOS Transistors The low-frequency small signal model of a MOS transistor in the triode region is a resistance.! I D = µ n C ox L V V " # ( GS th )V DS V DS $ % g ds r ds I D $ ' = µ n C ox V DS % & L ( ) V GS V th V DS S ( ) r ds D If V DS << V GS - V th, (the common case V DS near to zero)! g ds = = µ n C ox r ds L ( V GS V t ) This resistance value is controlled by V GS.! GBM830 - Dispositifs Médicaux Intelligents 7 Parasitic capacitors in MOS Transistors To complete the small-signal model of the MOSFET, the intrinsic and extrinsic capacitors have to be added. These capacitors play an important role in high frequency operation.! GBM830 - Dispositifs Médicaux Intelligents 8 4

5 Transition frequency The frequency capability of a MOS transistor is specified by finding the transition f T.! i o f T is the frequency where the magnitude of the short-circuit common-source current gain falls to.! i i = s(c gs C gd )v gs Current in C gd is neglected:! v i - i i i o g m v gs i i C g d i o i o i i g m s(c gs C gd ) g m i o i i s= jω ( ) f T = π (C gs C gd ).5 µ n π L V V GS th v g s - C g s g m v g s f T can be improved by operating at high values of (V GS -V th ), and faster transistor can be made by smaller L.! GBM830 - Dispositifs Médicaux Intelligents 9 Outline Introduction The CMOS process CMOS technology processing The MOS Transistor Basic device physics Small Signal Model Basic blocks in CMOS Analog Circuits Inverter Voltage follower Current mirrors Amplifiers GBM830 - Dispositifs Médicaux Intelligents 0 5

6 Diode connected MOS DC analysis i D = µ n C ox ( L V V GS thn ) ( λv DS ) AC analysis (small signal) GBM830 - Dispositifs Médicaux Intelligents Current Mirror Small signal model simplifications!!!!all current sources è Open circuit!!all voltage source è Short circuit!!all power supplies è Ground! Open circuit M iref iout M Vout - No current in this part of the circuit Gate Vx g m Vgs g mb Vsb rds g m Vgs g mb Vsb rds GBM830 - Dispositifs Médicaux Intelligents 6

7 Current Mirror Simple current mirror!!dc analysis! I V GS OUT = V th = µ C ox µ C I ox ref ( L) ( L) µ C I ox ref ( L) = ( L) I ref ( L) M iref iout M Vout - Output impedance:!!!r out = r ds =! λ I out ΔV = V GS V = th µ C I ox ref ( L) VGS-Vth GBM830 - Dispositifs Médicaux Intelligents 3 Current Mirror Cascode current mirror!!dc analysis! V =Veff= V GS - V th at I D =I ref Vout = Vth Veff - Veff -Vth Veff V V ΔV OUT th i ref i out M3 M (Vth Veff) V A Vout M4 Vth Veff M - VthVeff=VGS M M Vx - i x The output impedance is increased by a factor ( a v ):! v i x x ( ) Vsb - = R g r r out m ds ds g m Vgs rds g mb Vsb rds Vx VthVeff GBM830 - Dispositifs Médicaux Intelligents 4 7

8 Current Mirror ilson current mirror!!- DC analysis! I OUT = ( L) I REF ( L) M M3 M!- Output impedance! VthVeff r o = g m r ds r ds3 Iref Iout Super-ilson current mirror!!- DC analysis! M3 M4 VA M Vout M - GBM830 - Dispositifs Médicaux Intelligents 5 Current Mirror ide-swing cascode current mirror!!- DC analysis! Cascode! i ref i out M3 M (Vth Veff) V A Vout M4 Vth Veff M - Veff Advantage: minimum output voltage is only Veff!! Downside: increased complexity and power consumption.! GBM830 - Dispositifs Médicaux Intelligents 6 8

9 Current Mirror Improved ide-swing cascode current mirror!!- DC analysis! Veff Added transistor M5 equalizes the voltages at the drains of M and M3 : Channel-length modulation effects are reduced.! GBM830 - Dispositifs Médicaux Intelligents 7 Analog CMOS Inverter l Analyse AC (faibles signaux) v A = = g r R g R ( ) out v m ds m vin GBM830 - Dispositifs Médicaux Intelligents 8 9

10 Analog CMOS Inverter AC analysis (continued)! Vo Vi Vgs rds rds!transfer function (G) = vo/vi! S g m Vgs = ( vo rds ) gm vgs ( vo r o ds ) ( ) Kirchhoff: 0 / / Transconductance and output impedance (g m, r ds )! g m = µ Cox µ L λi L ( VGS Vth ) = Cox I D v v = g r r i m ds ds rds = G g r m ds = µ C ox λ L I Voltage Gain (G)! D D!G lorsque ou L! dx λ = d!g lorsque I D! L eff dv DS GBM830 - Dispositifs Médicaux Intelligents 9 Voltage Follower The voltage follower, as suggested by its name, replicates voltage V IN at the output.! DC Analysis Vdd Vdd Vin Vin Vout Vout I Bias I Bias Vss Vss P-well process! N-well process! V th = V ( φ V φ ) th0 F OUT γ F I V Assume that the transistor is saturated:! D = I = µ C OUT BIAS = ox L L I BIAS µ C ox ( V V V ) IN V IN OUT V th th If the substrate is connected to the source, then V th =V tho.! GBM830 - Dispositifs Médicaux Intelligents 0 0

11 Voltage Follower AC Analysis GBM830 - Dispositifs Médicaux Intelligents Voltage Follower AC Analysis (Cont d) If! In practice, this value is degraded by r ds, and g s, and has a value between 0.9 and 0.95.! The output resistance is found using a test voltage source V x at the output and measuring the current flowing with v in =0! The voltage follower is useful to match impedances : It is often used to lower the output impedance of a voltage amplifier.! GBM830 - Dispositifs Médicaux Intelligents

12 Common Gate Amplifier AC analysis GBM830 - Dispositifs Médicaux Intelligents 3 Common Gate Amplifier AC analysis (Cont d) GBM830 - Dispositifs Médicaux Intelligents 4

13 Operational amplifiers Ideal Op-Amp Openloop! Vp ve Vn - A ve Vo Closedloop! Vp ve Vn - A ve Vo Basic -stage Op-Amp R R M3 M4 Vdd M5 M6 M7 Vdd M8 Iref V M M V- Vout Cout V Iref M M V- Vout Cout M6 M7 Vss M8 M3 M4 Vss M5 NMOS inputs! Small signal open-loop gain: PMOS inputs! G oa = gm ro = gm (ro ro4) gm5 (ro5 ro8)! GBM830 - Dispositifs Médicaux Intelligents 5 Operational amplifiers : Stability GBM830 - Dispositifs Médicaux Intelligents 6 3

14 Operational amplifiers : Stability A V C C Vi R g m Vi C R g m V C Vo A = aa CL=C a a C C IAI (db) P# P# 0 0 f (Hz) Phase GBM830 - Dispositifs Médicaux Intelligents 7 Operational amplifiers : Stability P = - R C c R g m V C C g m P = C C z = g m C C Vi R g m Vi C R g m V C Vo z = & C $ C % g m R Z #! " Vi gm Vi R CC C RZ gm V R C Vo P = g m C GBM830 - Dispositifs Médicaux Intelligents 8 4

15 Operational amplifiers : CMRR The common-mode rejection ratio (CMRR) measures how well the amplifier can reject signals common to both inputs.! The differential stage determines how well the entire opamp rejects common mode signals.! GBM830 - Dispositifs Médicaux Intelligents 9 Operational amplifiers : CMRR The common-mode signal appearing on the drains of M3 and M4 will be identical! The most efficient manner in which to increase the CMRR of this amplifier is to increase the resistance r o5! GBM830 - Dispositifs Médicaux Intelligents 30 5

16 Operational amplifiers : Input common-mode range Input common-mode range! Differential amplifier with a current mirror load.!!!! Slew rate! I Dω SR = g SR = m ( VGS Vth ) ω GBM830 - Dispositifs Médicaux Intelligents 3 Operational amplifiers : Noise Dominate noises are thermal and flicker! Active region V R ( f ) K = LC f ox I R ( f ) = 4 4kTY/gm γ g m K R = 4 γ ( ) V f kt LC f g ox m V ( ) n f 0 µ V Hz /f noise dominates -0dB/decade 0 Root spectral density /f noise corner hite noise dominates ( Hz) 6 ( 3. 0 ) ( ) V ( f ) = 0 f 6 n!pmos has less flicker noise than NMOS (holes mobility is less than electron)! g m = µ Cox µ L L ( VGS Vth ) = Cox I D GBM830 - Dispositifs Médicaux Intelligents 3 6

17 Operational amplifiers : Noise GBM830 - Dispositifs Médicaux Intelligents 33 Operational amplifiers : Noise The gain of the input stage in a MOS op amp is usually large enough so that the input-referred noise of the overall amplifier is dominated by the noise contributions from the input-stage transistors.! i = g ( v v ) g ( v v ) O m - eq eq m 3-4 O i = g m vit eq 3 eq 4 GBM830 - Dispositifs Médicaux Intelligents 34 7

18 Operational amplifiers : /f NOISE For a MOS transistor the input-referred /f noise can be modeled as:! where Kf is the flicker noise coefficient! Using this model for each transistor in the input stage, the input-referred /f noise for the entire stage is! Assuming that L = L, =, L4 = L3 and 4 = 3! GBM830 - Dispositifs Médicaux Intelligents 35 Operational amplifiers : Thermal NOISE The input-referred thermal noise for an NMOS transistor is:! GBM830 - Dispositifs Médicaux Intelligents 36 8

Session 2 MOS Transistor for RF Circuits

Session 2 MOS Transistor for RF Circuits Session 2 MOS Transistor for RF Circuits Session Speaker Chandramohan P. Session Contents MOS transistor basics MOS equivalent circuit Single stage amplifiers Opamp design Session objectives To understand

More information

Operational Amplifiers

Operational Amplifiers CHAPTER 9 Operational Amplifiers Analog IC Analysis and Design 9- Chih-Cheng Hsieh Outline. General Consideration. One-Stage Op Amps / Two-Stage Op Amps 3. Gain Boosting 4. Common-Mode Feedback 5. Input

More information

Solid State Devices & Circuits. 18. Advanced Techniques

Solid State Devices & Circuits. 18. Advanced Techniques ECE 442 Solid State Devices & Circuits 18. Advanced Techniques Jose E. Schutt-Aine Electrical l&c Computer Engineering i University of Illinois jschutt@emlab.uiuc.edu 1 Darlington Configuration - Popular

More information

Advanced Operational Amplifiers

Advanced Operational Amplifiers IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage

More information

Analysis and Design of Analog Integrated Circuits Lecture 18. Key Opamp Specifications

Analysis and Design of Analog Integrated Circuits Lecture 18. Key Opamp Specifications Analysis and Design of Analog Integrated Circuits Lecture 8 Key Opamp Specifications Michael H. Perrott April 8, 0 Copyright 0 by Michael H. Perrott All rights reserved. Recall: Key Specifications of Opamps

More information

ECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers

ECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers ECE 442 Solid State Devices & Circuits 15. Differential Amplifiers Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 442 Jose Schutt Aine 1 Background

More information

EECS3611 Analog Integrated Circuit Design. Lecture 3. Current Source and Current Mirror

EECS3611 Analog Integrated Circuit Design. Lecture 3. Current Source and Current Mirror EECS3611 Analog ntegrated Circuit Design Lecture 3 Current Source and Current Mirror ntroduction Before any device can be used in any application, it has to be properly biased so that small signal AC parameters

More information

Analysis and Design of Analog Integrated Circuits Lecture 8. Cascode Techniques

Analysis and Design of Analog Integrated Circuits Lecture 8. Cascode Techniques Analysis and Design of Analog Integrated Circuits Lecture 8 Cascode Techniques Michael H. Perrott February 15, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Review of Large Signal Analysis

More information

ECE 546 Lecture 12 Integrated Circuits

ECE 546 Lecture 12 Integrated Circuits ECE 546 Lecture 12 Integrated Circuits Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine 1 Integrated Circuits IC Requirements

More information

Chapter 4 Single-stage MOS amplifiers

Chapter 4 Single-stage MOS amplifiers Chapter 4 Single-stage MOS amplifiers ELEC-H402/CH4: Single-stage MOS amplifiers 1 Single-stage MOS amplifiers NMOS as an amplifier: example of common-source circuit NMOS amplifier example Introduction

More information

EE 140 / EE 240A ANALOG INTEGRATED CIRCUITS FALL 2015 C. Nguyen PROBLEM SET #7

EE 140 / EE 240A ANALOG INTEGRATED CIRCUITS FALL 2015 C. Nguyen PROBLEM SET #7 Issued: Friday, Oct. 16, 2015 PROBLEM SET #7 Due (at 8 a.m.): Monday, Oct. 26, 2015, in the EE 140/240A HW box near 125 Cory. 1. A design error has resulted in a mismatch in the circuit of Fig. PS7-1.

More information

Microelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits

Microelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits Microelectronic Circuits II Ch 0 : Operational-Amplifier Circuits 0. The Two-stage CMOS Op Amp 0.2 The Folded-Cascode CMOS Op Amp CNU EE 0.- Operational-Amplifier Introduction - Analog ICs : operational

More information

TWO AND ONE STAGES OTA

TWO AND ONE STAGES OTA TWO AND ONE STAGES OTA F. Maloberti Department of Electronics Integrated Microsystem Group University of Pavia, 7100 Pavia, Italy franco@ele.unipv.it tel. +39-38-50505; fax. +39-038-505677 474 EE Department

More information

ECEN 5008: Analog IC Design. Final Exam

ECEN 5008: Analog IC Design. Final Exam ECEN 5008 Initials: 1/10 ECEN 5008: Analog IC Design Final Exam Spring 2004 Instructions: 1. Exam Policy: Time-limited, 150-minute exam. When the time is called, all work must stop. Put your initials on

More information

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier Chapter 5 Operational Amplifiers and Source Followers 5.1 Operational Amplifier In single ended operation the output is measured with respect to a fixed potential, usually ground, whereas in double-ended

More information

Lecture 20 Transistor Amplifiers (II) Other Amplifier Stages. November 17, 2005

Lecture 20 Transistor Amplifiers (II) Other Amplifier Stages. November 17, 2005 6.012 Microelectronic Devices and Circuits Fall 2005 Lecture 20 1 Lecture 20 Transistor Amplifiers (II) Other Amplifier Stages November 17, 2005 Contents: 1. Common source amplifier (cont.) 2. Common drain

More information

Lecture 20 Transistor Amplifiers (II) Other Amplifier Stages

Lecture 20 Transistor Amplifiers (II) Other Amplifier Stages Lecture 20 Transistor Amplifiers (II) Other Amplifier Stages Outline Common drain amplifier Common gate amplifier Reading Assignment: Howe and Sodini; Chapter 8, Sections 8.78.9 6.02 Spring 2009 . Common

More information

Preliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B

Preliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B Preliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B Problem 1. Consider the following circuit, where a saw-tooth voltage is applied

More information

What is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB

What is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB Department of Electronic ELEC 5808 (ELG 6388) Signal Processing Electronics Final Examination Dec 14th, 2010 5:30PM - 7:30PM R. Mason answer all questions one 8.5 x 11 crib sheets allowed 1. (5 points)

More information

6.976 High Speed Communication Circuits and Systems Lecture 5 High Speed, Broadband Amplifiers

6.976 High Speed Communication Circuits and Systems Lecture 5 High Speed, Broadband Amplifiers 6.976 High Speed Communication Circuits and Systems Lecture 5 High Speed, Broadband Amplifiers Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott Broadband Communication

More information

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

d. Can you find intrinsic gain more easily by examining the equation for current? Explain. EECS140 Final Spring 2017 Name SID 1. [8] In a vacuum tube, the plate (or anode) current is a function of the plate voltage (output) and the grid voltage (input). I P = k(v P + µv G ) 3/2 where µ is a

More information

Lecture 030 ECE4430 Review III (1/9/04) Page 030-1

Lecture 030 ECE4430 Review III (1/9/04) Page 030-1 Lecture 030 ECE4430 Review III (1/9/04) Page 0301 LECTURE 030 ECE 4430 REVIEW III (READING: GHLM Chaps. 3 and 4) Objective The objective of this presentation is: 1.) Identify the prerequisite material

More information

D n ox GS THN DS GS THN DS GS THN. D n ox GS THN DS GS THN DS GS THN

D n ox GS THN DS GS THN DS GS THN. D n ox GS THN DS GS THN DS GS THN Name: EXAM #3 Closed book, closed notes. Calculators may be used for numeric computations only. All work is to be your own - show your work for maximum partial credit. Data: Use the following data in all

More information

LECTURE 19 DIFFERENTIAL AMPLIFIER

LECTURE 19 DIFFERENTIAL AMPLIFIER Lecture 19 Differential Amplifier (6/4/14) Page 191 LECTURE 19 DIFFERENTIAL AMPLIFIER LECTURE ORGANIZATION Outline Characterization of a differential amplifier Differential amplifier with a current mirror

More information

IOWA STATE UNIVERSITY. EE501 Project. Fully Differential Multi-Stage Op-Amp Design. Ryan Boesch 11/12/2008

IOWA STATE UNIVERSITY. EE501 Project. Fully Differential Multi-Stage Op-Amp Design. Ryan Boesch 11/12/2008 IOWA STATE UNIVERSITY EE501 Project Fully Differential Multi-Stage Op-Amp Design Ryan Boesch 11/12/2008 This report documents the design, simulation, layout, and post-layout simulation of a fully differential

More information

Current Mirrors. Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4-1

Current Mirrors. Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4-1 Current Mirrors Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4- 郭泰豪, Analog C Design, 08 { Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4- 郭泰豪, Analog C Design, 08 { Current Source and Sink Symbol

More information

Lecture 2, Amplifiers 1. Analog building blocks

Lecture 2, Amplifiers 1. Analog building blocks Lecture 2, Amplifiers 1 Analog building blocks Outline of today's lecture Further work on the analog building blocks Common-source, common-drain, common-gate Active vs passive load Other "simple" analog

More information

Lecture 34: Designing amplifiers, biasing, frequency response. Context

Lecture 34: Designing amplifiers, biasing, frequency response. Context Lecture 34: Designing amplifiers, biasing, frequency response Prof J. S. Smith Context We will figure out more of the design parameters for the amplifier we looked at in the last lecture, and then we will

More information

CMOS Analog Design. Introduction. Prof. Dr. Bernhard Hoppe LECTURE NOTES. Prof. Dr. Hoppe CMOS Analog Design 2

CMOS Analog Design. Introduction. Prof. Dr. Bernhard Hoppe LECTURE NOTES. Prof. Dr. Hoppe CMOS Analog Design 2 CMOS Analog Design LECTURE NOTES Prof. Dr. Bernhard Hoppe Introduction Prof. Dr. Hoppe CMOS Analog Design 2 Analog Integrated Circuits Design Steps: 1. Definition 2. Implementation 3. Simulation 4. Geometrical

More information

Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs)

Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs) Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs) Device Structure N-Channel MOSFET Providing electrons Pulling electrons (makes current flow) + + + Apply positive voltage to gate: Drives away

More information

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Radivoje Đurić, 2015, Analogna Integrisana Kola 1 OTA-output buffer 1 According to the types of loads, the driving capability of the output stages differs. For switched capacitor circuits which have high impedance capacitive loads, class A output stage

More information

Chapter 12 Opertational Amplifier Circuits

Chapter 12 Opertational Amplifier Circuits 1 Chapter 12 Opertational Amplifier Circuits Learning Objectives 1) The design and analysis of the two basic CMOS op-amp architectures: the two-stage circuit and the single-stage, folded cascode circuit.

More information

Common Gate Stage Cascode Stage. Claudio Talarico, Gonzaga University

Common Gate Stage Cascode Stage. Claudio Talarico, Gonzaga University Common Gate Stage Cascode Stage Claudio Talarico, Gonzaga University Common Gate Stage The overdrive due to V B must be consistent with the current pulled by the DC source I B careful with signs: v gs

More information

Basic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair,

Basic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair, Basic Circuits Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair, CCS - Basic Circuits P. Fischer, ZITI, Uni Heidelberg, Seite 1 Reminder: Effect of Transistor Sizes Very crude classification:

More information

ECE315 / ECE515 Lecture 7 Date:

ECE315 / ECE515 Lecture 7 Date: Lecture 7 ate: 01.09.2016 CG Amplifier Examples Biasing in MOS Amplifier Circuits Common Gate (CG) Amplifier CG Amplifier- nput is applied at the Source and the output is sensed at the rain. The Gate terminal

More information

EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design

EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design References: Analog Integrated Circuit Design by D. Johns and K. Martin and Design of Analog CMOS Integrated Circuits by B. Razavi All figures

More information

4.5 Biasing in MOS Amplifier Circuits

4.5 Biasing in MOS Amplifier Circuits 4.5 Biasing in MOS Amplifier Circuits Biasing: establishing an appropriate DC operating point for the MOSFET - A fundamental step in the design of a MOSFET amplifier circuit An appropriate DC operating

More information

CSE 577 Spring Insoo Kim, Kyusun Choi Mixed Signal CHIP Design Lab. Department of Computer Science & Engineering The Penn State University

CSE 577 Spring Insoo Kim, Kyusun Choi Mixed Signal CHIP Design Lab. Department of Computer Science & Engineering The Penn State University CSE 577 Spring 2011 Basic Amplifiers and Differential Amplifier, Kyusun Choi Mixed Signal CHIP Design Lab. Department of Computer Science & Engineering The Penn State University Don t let the computer

More information

55:041 Electronic Circuits

55:041 Electronic Circuits 55:041 Electronic Circuits Mosfet Review Sections of Chapter 3 &4 A. Kruger Mosfet Review, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width 1 10-6 m or less Thickness 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor

More information

Building Blocks of Integrated-Circuit Amplifiers

Building Blocks of Integrated-Circuit Amplifiers Building Blocks of ntegrated-circuit Amplifiers 1 The Basic Gain Cell CS and CE Amplifiers with Current Source Loads Current-source- or active-loaded CS amplifier Rin A o R A o g r r o g r 0 m o m o Current-source-

More information

A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage

A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage EEE 523 Advanced Analog Integrated Circuits Project Report Fuding Ge You are an engineer who is assigned the project to design

More information

SAMPLE FINAL EXAMINATION FALL TERM

SAMPLE FINAL EXAMINATION FALL TERM ENGINEERING SCIENCES 154 ELECTRONIC DEVICES AND CIRCUITS SAMPLE FINAL EXAMINATION FALL TERM 2001-2002 NAME Some Possible Solutions a. Please answer all of the questions in the spaces provided. If you need

More information

Lecture 21: Voltage/Current Buffer Freq Response

Lecture 21: Voltage/Current Buffer Freq Response Lecture 21: Voltage/Current Buffer Freq Response Prof. Niknejad Lecture Outline Last Time: Frequency Response of Voltage Buffer Frequency Response of Current Buffer Current Mirrors Biasing Schemes Detailed

More information

55:041 Electronic Circuits

55:041 Electronic Circuits 55:041 Electronic Circuits MOSFETs Sections of Chapter 3 &4 A. Kruger MOSFETs, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width = 1 10-6 m or less Thickness = 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor

More information

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design.

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. ECEN 622(ESS) Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. By Edgar Sanchez-Sinencio Thanks to Heng Zhang for part of the material OP AMP MACROMODELS Systems containing a significant

More information

BJT Amplifier. Superposition principle (linear amplifier)

BJT Amplifier. Superposition principle (linear amplifier) BJT Amplifier Two types analysis DC analysis Applied DC voltage source AC analysis Time varying signal source Superposition principle (linear amplifier) The response of a linear amplifier circuit excited

More information

MOS Field Effect Transistors

MOS Field Effect Transistors MOS Field Effect Transistors A gate contact gate interconnect n polysilicon gate source contacts W active area (thin oxide area) polysilicon gate contact metal interconnect drain contacts A bulk contact

More information

8. Characteristics of Field Effect Transistor (MOSFET)

8. Characteristics of Field Effect Transistor (MOSFET) 1 8. Characteristics of Field Effect Transistor (MOSFET) 8.1. Objectives The purpose of this experiment is to measure input and output characteristics of n-channel and p- channel field effect transistors

More information

Chapter 1. Introduction

Chapter 1. Introduction EECS3611 Analog Integrated Circuit esign Chapter 1 Introduction EECS3611 Analog Integrated Circuit esign Instructor: Prof. Ebrahim Ghafar-Zadeh, Prof. Peter Lian email: egz@cse.yorku.ca peterlian@cse.yorku.ca

More information

EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH) EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 7-1 Simplest Model of MOSFET (from EE16B) 7-2 CMOS Inverter 7-3 CMOS NAND

More information

Field Effect Transistors

Field Effect Transistors Field Effect Transistors LECTURE NO. - 41 Field Effect Transistors www.mycsvtunotes.in JFET MOSFET CMOS Field Effect transistors - FETs First, why are we using still another transistor? BJTs had a small

More information

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers Chapter 4 CMOS Cascode Amplifiers 4.1 Introduction A single stage CMOS amplifier cannot give desired dc voltage gain, output resistance and transconductance. The voltage gain can be made to attain higher

More information

GUJARAT TECHNOLOGICAL UNIVERSITY. Semester II. Type of course: ME-Electronics & Communication Engineering (VLSI & Embedded Systems Design)

GUJARAT TECHNOLOGICAL UNIVERSITY. Semester II. Type of course: ME-Electronics & Communication Engineering (VLSI & Embedded Systems Design) GUJARAT TECHNOLOGICAL UNIVERSITY Subject Name: Analog and Mixed Signal IC Design (Elective) Subject Code: 3725206 Semester II Type of course: ME-Electronics & Communication Engineering (VLSI & Embedded

More information

JFET Noise. Figure 1: JFET noise equivalent circuit. is the mean-square thermal drain noise current and i 2 fd

JFET Noise. Figure 1: JFET noise equivalent circuit. is the mean-square thermal drain noise current and i 2 fd JFET Noise 1 Object The objects of this experiment are to measure the spectral density of the noise current output of a JFET, to compare the measured spectral density to the theoretical spectral density,

More information

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design.

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. ECEN 622 Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. By Edgar Sanchez-Sinencio Thanks to Heng Zhang for part of the material OP AMP MACROMODELS Systems containing a significant

More information

Lecture 240 Cascode Op Amps (3/28/10) Page 240-1

Lecture 240 Cascode Op Amps (3/28/10) Page 240-1 Lecture 240 Cascode Op Amps (3/28/10) Page 2401 LECTURE 240 CASCODE OP AMPS LECTURE ORGANIZATION Outline Lecture Organization Single Stage Cascode Op Amps Two Stage Cascode Op Amps Summary CMOS Analog

More information

ECE315 / ECE515 Lecture 8 Date:

ECE315 / ECE515 Lecture 8 Date: ECE35 / ECE55 Lecture 8 Date: 05.09.06 CS Amplifier with Constant Current Source Current Steering Circuits CS Stage Followed by CG Stage Cascode as Current Source Cascode as Amplifier ECE35 / ECE55 CS

More information

EE 230 Lab Lab 9. Prior to Lab

EE 230 Lab Lab 9. Prior to Lab MOS transistor characteristics This week we look at some MOS transistor characteristics and circuits. Most of the measurements will be done with our usual lab equipment, but we will also use the parameter

More information

EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017

EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017 EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017 Objective: The objective of this laboratory experiment is to become more familiar with the operation of

More information

Low Voltage Standard CMOS Opamp Design Techniques

Low Voltage Standard CMOS Opamp Design Techniques Low Voltage Standard CMOS Opamp Design Techniques Student name: Eliyahu Zamir Student number: 961339780 Course: ECE1352F Proffessor: Khoman Phang Page 1 of 18 1.Abstract In a never-ending effort to reduce

More information

Sensors & Transducers Published by IFSA Publishing, S. L.,

Sensors & Transducers Published by IFSA Publishing, S. L., Sensors & Transducers Published by IFSA Publishing, S. L., 208 http://www.sensorsportal.com Fully Differential Operation Amplifier Using Self Cascode MOSFET Structure for High Slew Rate Applications Kalpraj

More information

EE5310/EE3002: Analog Circuits. on 18th Sep. 2014

EE5310/EE3002: Analog Circuits. on 18th Sep. 2014 EE5310/EE3002: Analog Circuits EC201-ANALOG CIRCUITS Tutorial 3 : PROBLEM SET 3 Due shanthi@ee.iitm.ac.in on 18th Sep. 2014 Problem 1 The MOSFET in Fig. 1 has V T = 0.7 V, and μ n C ox = 500 μa/v 2. The

More information

A High-Gain, Low-Power CMOS Operational Amplifier Using Composite Cascode Stage in the Subthreshold Region

A High-Gain, Low-Power CMOS Operational Amplifier Using Composite Cascode Stage in the Subthreshold Region Brigham Young University BYU ScholarsArchive All Theses and Dissertations 2011-03-15 A High-Gain, Low-Power CMOS Operational Amplifier Using Composite Cascode Stage in the Subthreshold Region Rishi Pratap

More information

SKEL 4283 Analog CMOS IC Design Current Mirrors

SKEL 4283 Analog CMOS IC Design Current Mirrors SKEL 4283 Analog CMOS IC Design Current Mirrors Dr. Nasir Shaikh Husin Faculty of Electrical Engineering Universiti Teknologi Malaysia Current Mirrors 1 Objectives Introduce and characterize the current

More information

Analog IC Design. Lecture 1,2: Introduction & MOS transistors. Henrik Sjöland. Dept. of Electrical and Information Technology

Analog IC Design. Lecture 1,2: Introduction & MOS transistors. Henrik Sjöland. Dept. of Electrical and Information Technology Analog IC Design Lecture 1,2: Introduction & MOS transistors Henrik.Sjoland@eit.lth.se Part 1: Introduction Analogue IC Design (7.5hp, lp2) CMOS Technology Analog building blocks in CMOS Single- and multiple

More information

Design and Simulation of Low Voltage Operational Amplifier

Design and Simulation of Low Voltage Operational Amplifier Design and Simulation of Low Voltage Operational Amplifier Zach Nelson Department of Electrical Engineering, University of Nevada, Las Vegas 4505 S Maryland Pkwy, Las Vegas, NV 89154 United States of America

More information

Lecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and

Lecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and Lecture 16: MOS Transistor models: Linear models, SPICE models Context In the last lecture, we discussed the MOS transistor, and added a correction due to the changing depletion region, called the body

More information

Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1

Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1 Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1 LECTURE 300 LOW VOLTAGE OP AMPS LECTURE ORGANIZATION Outline Introduction Low voltage input stages Low voltage gain stages Low voltage bias circuits

More information

Advanced OPAMP Design

Advanced OPAMP Design Advanced OPAMP Design Two Stage OPAMP with Cascoding To increase the gain, the idea of cascoding can be combined with the idea of cascading. A two stage amplifier with one stage being cascode is possible.

More information

6.776 High Speed Communication Circuits Lecture 6 MOS Transistors, Passive Components, Gain- Bandwidth Issue for Broadband Amplifiers

6.776 High Speed Communication Circuits Lecture 6 MOS Transistors, Passive Components, Gain- Bandwidth Issue for Broadband Amplifiers 6.776 High Speed Communication Circuits Lecture 6 MOS Transistors, Passive Components, Gain- Bandwidth Issue for Broadband Amplifiers Massachusetts Institute of Technology February 17, 2005 Copyright 2005

More information

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Radivoje Đurić, 2015, Analogna Integrisana Kola 1 Low power OTA 1 Two-Stage, Miller Op Amp Operating in Weak Inversion Low frequency response: gm1 gm6 Av 0 g g g g A v 0 ds2 ds4 ds6 ds7 I D m, ds D nvt g g I n GB and SR: GB 1 1 n 1 2 4 6 6 7 g 2 2 m1

More information

INF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation

INF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation INF3410 Fall 2015 Book Chapter 6: Basic Opamp Design and Compensation content Introduction Two Stage Opamps Compensation Slew Rate Systematic Offset Advanced Current Mirrors Operational Transconductance

More information

6.776 High Speed Communication Circuits Lecture 7 High Freqeuncy, Broadband Amplifiers

6.776 High Speed Communication Circuits Lecture 7 High Freqeuncy, Broadband Amplifiers 6.776 High Speed Communication Circuits Lecture 7 High Freqeuncy, Broadband Amplifiers Massachusetts Institute of Technology February 24, 2005 Copyright 2005 by Hae-Seung Lee and Michael H. Perrott High

More information

An Improved Recycling Folded Cascode OTA with positive feedback

An Improved Recycling Folded Cascode OTA with positive feedback An Improved Recycling Folded Cascode OTA with positive feedback S.KUMARAVEL, B.VENKATARAMANI Department of Electronics and Communication Engineering National Institute of Technology Trichy Tiruchirappalli

More information

Experiment 1: Amplifier Characterization Spring 2019

Experiment 1: Amplifier Characterization Spring 2019 Experiment 1: Amplifier Characterization Spring 2019 Objective: The objective of this experiment is to develop methods for characterizing key properties of operational amplifiers Note: We will be using

More information

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; Chapter 3 Field-Effect Transistors (FETs) 3.1 Introduction Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; The concept has been known

More information

6.002 Circuits and Electronics Final Exam Practice Set 1

6.002 Circuits and Electronics Final Exam Practice Set 1 MASSACHUSETTS INSTITUTE OF TECHNOLOGY DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE 6.002 Circuits and Electronics Set 1 Problem 1 Figure 1 shows a simplified small-signal model of a certain

More information

EE 435. Lecture 6: Current Mirrors Signal Swing

EE 435. Lecture 6: Current Mirrors Signal Swing EE 435 ecture 6: Current Mirrors Signal Swing 1 Review from last lecture: Where we are at: Basic Op Amp Design Fundamental Amplifier Design Issues Single-Stage ow Gain Op Amps Single-Stage High Gain Op

More information

Pg: 1 VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur 603 203 Department of Electronics & Communication Engineering Regulation: 2013 Acadamic Year : 2015 2016 EC6304 Electronic Circuits I Question

More information

Review Sheet for Midterm #2

Review Sheet for Midterm #2 Review Sheet for Midterm #2 Brian Bircumshaw brianb@eecs.berkeley.edu 1 Miterm #1 Review See Table 1 on the following page for a list of the most important equations you should know from Midterm #1. 2

More information

Full Paper ACEEE Int. J. on Control System and Instrumentation, Vol. 4, No. 2, June 2013

Full Paper ACEEE Int. J. on Control System and Instrumentation, Vol. 4, No. 2, June 2013 ACEEE Int J on Control System and Instrumentation, Vol 4, No 2, June 2013 Analys and Design of CMOS Source Followers and Super Source Follower Mr D K Shedge 1, Mr D A Itole 2, Mr M P Gajare 3, and Dr P

More information

Week 7: Common-Collector Amplifier, MOS Field Effect Transistor

Week 7: Common-Collector Amplifier, MOS Field Effect Transistor EE 2110A Electronic Circuits Week 7: Common-Collector Amplifier, MOS Field Effect Transistor ecture 07-1 Topics to coer Common-Collector Amplifier MOS Field Effect Transistor Physical Operation and I-V

More information

Microelectronics Circuit Analysis and Design

Microelectronics Circuit Analysis and Design Microelectronics Circuit Analysis and Design Donald A. Neamen Chapter 3 The Field Effect Transistor Neamen Microelectronics, 4e Chapter 3-1 In this chapter, we will: Study and understand the operation

More information

Chapter 15 Goals. ac-coupled Amplifiers Example of a Three-Stage Amplifier

Chapter 15 Goals. ac-coupled Amplifiers Example of a Three-Stage Amplifier Chapter 15 Goals ac-coupled multistage amplifiers including voltage gain, input and output resistances, and small-signal limitations. dc-coupled multistage amplifiers. Darlington configuration and cascode

More information

Designing CMOS folded-cascode operational amplifier with flicker noise minimisation

Designing CMOS folded-cascode operational amplifier with flicker noise minimisation Microelectronics Journal 32 (200) 69 73 Short Communication Designing CMOS folded-cascode operational amplifier with flicker noise minimisation P.K. Chan*, L.S. Ng, L. Siek, K.T. Lau Microelectronics Journal

More information

MOS IC Amplifiers. Token Ring LAN JSSC 12/89

MOS IC Amplifiers. Token Ring LAN JSSC 12/89 MO IC Amplifiers MOFETs are inferior to BJTs for analog design in terms of quality per silicon area But MO is the technology of choice for digital applications Therefore, most analog portions of mixed-signal

More information

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha ECE520 VLSI Design Lecture 2: Basic MOS Physics Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture Semiconductor

More information

Design and Layout of Two Stage High Bandwidth Operational Amplifier

Design and Layout of Two Stage High Bandwidth Operational Amplifier Design and Layout of Two Stage High Bandwidth Operational Amplifier Yasir Mahmood Qureshi Abstract This paper presents the design and layout of a two stage, high speed operational amplifiers using standard

More information

Lecture 350 Low Voltage Op Amps (3/26/02) Page 350-1

Lecture 350 Low Voltage Op Amps (3/26/02) Page 350-1 Lecture 350 Low Voltage Op Amps (3/26/02) Page 3501 LECTURE 350 LOW VOLTAGE OP AMPS (READING: AH 415432) Objective The objective of this presentation is: 1.) How to design standard circuit blocks with

More information

Design of High-Speed Op-Amps for Signal Processing

Design of High-Speed Op-Amps for Signal Processing Design of High-Speed Op-Amps for Signal Processing R. Jacob (Jake) Baker, PhD, PE Professor and Chair Boise State University 1910 University Dr. Boise, ID 83725-2075 jbaker@ieee.org Abstract - As CMOS

More information

Metal-Oxide-Silicon (MOS) devices PMOS. n-type

Metal-Oxide-Silicon (MOS) devices PMOS. n-type Metal-Oxide-Silicon (MOS devices Principle of MOS Field Effect Transistor transistor operation Metal (poly gate on oxide between source and drain Source and drain implants of opposite type to substrate.

More information

Week 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model

Week 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model Week 9a OUTLINE MOSFET I vs. V GS characteristic Circuit models for the MOSFET resistive switch model small-signal model Reading Rabaey et al.: Chapter 3.3.2 Hambley: Chapter 12 (through 12.5); Section

More information

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,

More information

INF3410 Fall Book Chapter 3: Basic Current Mirrors and Single-Stage Amplifiers

INF3410 Fall Book Chapter 3: Basic Current Mirrors and Single-Stage Amplifiers INF3410 Fall 2013 Amplifiers content Simple Current Mirror Common-Source Amplifier Interrupt: A word on output resistance Common-Drain Amplifier with active load / Source Follower Common-Gate Amplifier

More information

MOSFET & IC Basics - GATE Problems (Part - I)

MOSFET & IC Basics - GATE Problems (Part - I) MOSFET & IC Basics - GATE Problems (Part - I) 1. Channel current is reduced on application of a more positive voltage to the GATE of the depletion mode n channel MOSFET. (True/False) [GATE 1994: 1 Mark]

More information

Low Power and Fast Transient High Swing CMOS Telescopic Operational Amplifier

Low Power and Fast Transient High Swing CMOS Telescopic Operational Amplifier RESEARCH ARTICLE OPEN ACCESS Low Power and Fast Transient High Swing CMOS Telescopic Operational Amplifier Akshay Kumar Kansal 1, Asst Prof. Gayatri Sakya 2 Electronics and Communication Department, 1,2

More information

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10 Index A absolute value, 308 additional pole, 271 analog multiplier, 190 B BiCMOS,107 Bode plot, 266 base-emitter voltage, 16, 50 base-emitter voltages, 296 bias current, 111, 124, 133, 137, 166, 185 bipolar

More information

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN OPAMP DESIGN AND SIMULATION Vishal Saxena OPAMP DESIGN PROJECT R 2 v out v in /2 R 1 C L v in v out V CM R L V CM C L V CM -v in /2 R 1 C L (a) (b) R 2 ECE415/EO

More information

A Basis for LDO and It s Thermal Design

A Basis for LDO and It s Thermal Design A Basis for LDO and It s Thermal Design Introduction The AIC LDO family device, a 3-terminal regulator, can be easily used with all protection features that are expected in high performance voltage regulation

More information

EE105 Fall 2015 Microelectronic Devices and Circuits

EE105 Fall 2015 Microelectronic Devices and Circuits EE105 Fall 2015 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 11-1 Transistor Operating Mode in Amplifiers Transistors are biased in flat part of

More information