Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier


 Christina Stokes
 1 years ago
 Views:
Transcription
1 Chapter 5 Operational Amplifiers and Source Followers 5.1 Operational Amplifier In single ended operation the output is measured with respect to a fixed potential, usually ground, whereas in doubleended (Differential) operation the output is measured between, two nodes those have opposite signal excursions around a fixed point. An important advantage of differential operation over single ended is higher immunity to environmental noise. Another common mode rejection advantage at differential operation occurs with noisy power supply The Difference Amplifiers The convenient way to represent the two input voltages is by their mean and difference values. The definition of the differential and common mode input voltages by the relations is given as, (5.1) (5.2) One way of implementing a difference amplifier is to use to single ended amplifier as shown in Fig The output would be the difference of two outputs (v o1 and v o2 ). Similar to the definition of common mode and differential signals, the common mode and differential output can be defined as, (5.3) (5.4) The common mode and the differential gains then become as, (5.5) 66
2 Figure 5.1. Possible implementation of a difference amplifier (5.6) A good differential amplifier has high differential gain independent of input common mode voltage, while the common mode gain should be as low as possible. The common mode rejection ratio, a figure of merit is defined as, (5.7) In simple suggested circuit (Fig. 5.1) the MOSFET currents, and hence the differential gain will depend on common mode voltage. A good difference amplifier will amplify only difference signal and not common mode signal. Hence, a better difference amplifier can be implemented by adding a current source to keep total MOSFET currents constant as shown in Fig.5.2. When the common mode voltage applied at two inputs changes, the voltage will get changed only at the node where two sources join (V s ). The current remains unchanged due to current source and hence the differential gain is unaffected by the common mode voltage. This gives a high CMRR. 67
3 Figure 5.2. A better implementation of the difference amplifier Single Ended Differential Amplifier A single output, which is proportional to the difference between two inputs, is needed very often. Thus, we need to combine the two outputs. This is achieved using current mirror loads, as shown in Fig.5.3. We can write, Figure 5.3. A difference amplifier with singleended output 68
4 Due to current mirror action, I(M p2 ) = I(M p1 ). As Mp1 and Mn1 are in series, I(M p1 ) = I(M n1 ). Therefore, (5.8) Thus, we have single output proportional to difference of inputs. By definition we can write, Where, G m is the equivalent transconductance of differential amplifier stage. The effective G m is just the g m of either of the differential pair MOSFETs. Here the output being current, the circuit is also known as a differential transconductance amplifier. The output voltage of this circuit is the output current multiplied by the effective output resistance of the stage [46]. (5.9) Thus voltage gain can be given analogous to single stage CS amplifier as, and, Where, C tot includes C dg and C d of M n2 and M p2 respectively and the load capacitance if any Double Ended (Fully) Differential Amplifier An important application of fully differential amplifiers is their ability to suppress the effect of common mode interferences [40]. Like CS stage, linear resistors need not be implemented as the load of a differential pair. The differential amplifier can employ active load like diode connected or current source as shown in Fig
5 Figure 5.4 Differential pair with (a) Diode connected and (b) Current source load The small signal gain of differential amplifier can be obtained using the half circuit concept. For Fig.5.4 (a), the load is a MOSFET with gate and drain shorted which becomes a diode. The impedance offered by diode is (1/g m r o ) 1/g m. Where g m is a transconductance and r o is output resistance of diode connected MOSFET. The differential gain then becomes (5.10) Neglecting r o compared to 1/g m, (5.11) However, from (4.16) g m1 is given as (5.12) Also realizing the fact that M 1 and M 3 carry equal currents, voltage gain becomes as (5.13) 70
6 Similarly the small signal differential gain of current source load differential amplifier can be found out. The impedances offered by current sources will be r o3 and r o4. Thus the voltage gain becomes, (5.14) The diodeconnected load consumes voltage headroom, thus creating a tradeoff between the output voltage swings, the voltage gain and ICMR. For given bias current and input device dimensions, the value of gain is decided by overdrive of PMOS diodeconnected device. To get higher gain the aspect ratio of PMOS device must decrease thereby increasing the overdrive voltage and decreasing the common mode level at the output. The current source load can provide a relatively higher gain due to the output resistance of current source device. However, this limits the output voltage swing. To raise the voltage gain, the output resistance of current source device should be high. This increase in output resistance maintaining same overdrive voltage is brought by increasing W and L of the device, which leads to the large capacitance at output node [41]. To alleviate the above difficulty, part of bias currents of input MOSFETs can be provided by current sources with diodeconnected loads as shown in Fig.5.5. The idea here is to lower the g m of load devices by reducing their current instead of aspect ratio. If M 5 and M 6 carry eighty percent of drain current of M 1 and M 2, the current through M 3 and M 4 is reduced by five times. For given overdrive of load devices, the transconductance of M 3 and M 4 is reduced by five times. Due to this, the differential gain is now five times as that of only diodeconnected load. Figure 5.5. Differential pair with diode connected and current source load 71
7 5.1.4 Implementation of Single Ended Differential Amplifier The basic single ended differential amplifiers play a very important role in Monolithic IA. Hence, we started designing of single ended differential amplifier by replacing source resistance by improved current sources. The differential amplifier with active load and single ended output is the commonly used differential amplifier in CMOS analog circuits (Fig.5.6). This single ended differential amplifier has excellent features in terms of selfbias capability, common mode rejection, voltage gain and the gainbandwidth product. In reference books, the simplified analysis of differential amplifier with active load and single ended output is specified. The differential voltage gain is evaluated by means of easy procedure, by replacing MOSFETs with small signal equivalent model. The analysis shows that the sources at input are at virtual ground for signal in case of pure differential input [47]. The circuit shown in Fig. 5.6 can be analyzed with some approximations. Using half circuit concept and replacing MOSFETs with small signal equivalent circuit the differential mode gain can be found out as, Figure 5.6. Single ended CMOS differential amplifier with active load and current source 72
8 Similarly, the common mode gain of differential amplifier in Fig. 5.6 can be derived as, The CMRR is directly proportional to differential mode gain and inversely proportional to common mode gain. Hence, keeping desired differential mode gain constant, the CMRR can be increased by using a tail current mirror source with higher output resistance. Hence, we are replacing tail current source by Wilson current mirror source that has higher output resistance. The output resistance R o of Wilson current mirror source from small signal equivalent model as per (4.73) is given by, (5.15) Figure 5.7. Single ended differential amplifier with current source replaced by Wilson mirror current source. 73
9 This shows that the output resistance of Wilson mirror current source is too larger as compared to the tail current mirror source in Fig Thus, improvement in CMRR can be expected. The complete circuit of single ended differential amplifier with modified current source is shown in Fig The simulated results are shown in Table 5.1 with the size of MOSFETs selected as M 1,2 = 40/1 µm/µm, M 3,4 = 58/0.25 µm/µm, M 5,6,7,8 = 10/0.25 µm/µm. The CMRR is seen to be increased by 10 times. Table 5.1: Simulated Results Parameters Differential amplifier with Differential amplifier with Wilson current mirror source mirror current source. V d 1mV 5mV V od 113mV 555mV A d V c 1V 1V V oc 40mV 3.02mV A c CMRR 69 db db Implementation of Double Ended (Fully) Differential Amplifier The load of a double differential amplifier can be diode connected or current source. The diodeconnected load consumes voltage headroom thus reducing the output voltage swing, voltage gain and input CM range [50]. The current source load can provide higher voltage gain but at the cost of higher drain to source voltage required to keep MOSFET in saturation. In order to overcome the difficulty with diode connected and current source loads the part of bias current of input MOSFETs M 1, M 2 can be provided by PMOS current sources as shown in Fig
10 Figure 5.8. Double ended Differential Amplifier with diode connected and current source Loads The idea is to lower the g m of load devices by reducing their current instead of their aspect ratio (W/L) P. If M 5 and M 6 carry 80% of drain current of M 1 and M 2, the current through M 3 and M 4 gets reduced by five times. This translates to a factor of five reduction in transconductance of M 3 and M 4, hence as per (1) the differential gain increases by five times. The small signal gain of above balance differential amplifier will be in the range of 10 to 20 and the common mode gain will get reduced by five times as compared to diode connected loads [11][18]. The simulated results are as shown in Table 5.2. Table 5.2: Simulated Results of Double Ended Differential Amplifier Simulated results for Parameters Current source Diode Load Load Combined Load Ad Ac CMRR db db db 5.2 Operational Amplifiers (Op Amp) An operational amplifier is roughly defined as a high gain difference amplifier. High means a value adequate for the applications, typically in the range of 10 1 to Op amps 75
11 are usually employed in a feedback system; hence, their loop gain is selected according to the precision required for the closed loop system blocks. The efforts to serve as generalpurpose building block sought to create an ideal op amp, with very high voltage gain, high input impedance, and low output impedance but at the cost of speed, output voltage swings, and power dissipation [48]. Nowadays op amp design proceeds with realizing the tradeoff between the parameters. Let us consider following op amp design parameters with importance and significance of each [42]. Gain The open loop gain of op amp determines the precision of the feedback system utilizing the op amp. Depending on application, the required gain may vary by four orders of magnitude. To compromise with speed and output voltage swings, the minimum required gain must be known. A high open loop gain may also be necessary to reduce nonlinearity. SmallSignal Bandwidth The high frequency behavior of op amp is desired in many applications. The open loop gain begins to drop with increase in frequency of operation, thus creating larger errors in the feedback system. The small signal bandwidth is usually defined as the unitygain frequency f u, which is greater than 1 GHz for today s op amps. Sometimes the 3dB frequency, f 3dB, may also be specified. LargeSignal Bandwidth Op amps must operate with large transient signals in many modern applications. The nonlinear phenomena of op amp make it difficult to characterize the speed by simply small signal properties such as the open loop response. The large signal analysis shows that a large difference momentarily drives op amp into a nonlinear region of operation. Output Swing Many applications of op amp require large voltage swings to accommodate a wide range of signal amplitudes. Fully differential op amps became quite popular with need for large voltage swings. The doubleended differential amplifier circuits generate complementary outputs, thereby doubling the available swing. As seen from analog design octagon and 76
12 chapter earlier, the maximum voltage swing trades with device size and bias currents and hence speed. Achievement of large swings is also one of the challenges in today s op amp design. Linearity Op amps if operated in open loop suffer from substantial nonlinearities. In large gain differential amplifiers, the input pair of MOSFETs exhibits a nonlinear relationship between its differential drain current and input voltage. This problem of nonlinearity is tackled by two approaches one using fully differential form to suppress evenharmonics and secondly setting high open loop gain such that closed loop feedback system achieves adequate linearity. Actually, in many feedback systems linearity rather than the gain error requirement decides the choice of the openloop gain. Noise and Offset The minimum signal level processed faithfully is determined by the input noise and offset of op amp. In op amp circuits, several devices decide noise and offset thus requiring large dimensions or bias currents. The trade off also exists between noise and output swing. With a given bias current, the overdrive of the load devices is lowered to permit larger swings at the output, thus transconductance increases and also drain noise current. Supply Rejection Many times op amps are used in mixedsignal systems and connected to noisy digital supply lines. The performance of op amps in presence of noise is quite important especially with increase in noise frequency. Fully differential topologies are used for this purpose One Stage OpAmps All the differential amplifiers studied in earlier sections can be considered as op amps. Two topologies of differential amplifiers are shown in Fig. 5.9, singleended and doubleended (differential) outputs. The smallsignal lowfrequency gain of both the circuits is given by g mn (r on r op ), where the P and N subscripts denote NMOS and PMOS devices. This value of gain provided by single stage differential amplifiers scarcely exceeds 20 in 77
13 submicron devices with typical currents. Generally, the bandwidth is determined by inter electrode capacitances and load capacitance, C L. The singleended differential amplifier circuit exhibits a mirror pole whereas the doubleended does not. This difference is critical as far as stability of circuit is concerned. Both the circuits suffer from noise contributed by MOSFET devices. To achieve high gain the differential cascode topologies can be used as shown in Fig These cascode configurations of both singleended and differential Figure 5.9. Simple opamp topologies output op amps provide a gain of the order of g mn [(g mn r 2 on) (g mp r 2 op), but at the cost of reduced output swing and added pole. These configurations are known as telescopic cascode op amps. The singleended cascode op amp circuit offers a mirror pole at node X, thus creating stability issue. The output swing of differential output cascode op amp is given by 2[V DD  (V OD1 +V OD3 +V CSS + V OD5 + V OD7 )]. This shows that the output swings of telescopic cascode op amps are limited compared to simple op amps. 78
14 Figure Cascode op amps The difficulty in shorting inputs and outputs is another drawback of the telescopic cascode op amp. This is required when op amp is used as a buffer but then cascode op amp will work for certain range of input as a buffer. Above two drawbacks of telescopic cascode op amps are overcome by folded cascode op amp. The folded cascode op amp also will offer the capability of handling input commonmode levels close to supply voltage. Telescopic cascode op amps can also be designed to provide a singleended output. The cascode current mirror load converts the differential currents of main devices M 3 and M 4 to the singleended output voltage as depicted in Fig.5.11 (a). However, here the voltage at X is given as V X =V DD  V GS5  V GS7 and the output voltage V OUT is limited to V DD  V GS5  V GS7 + V TH6. Thus one PMOS threshold voltage is wasted in the output swing. To improve the output voltage swing the PMOS load can be modified as shown in Fig (b). Here the MOSFETs M 7 and M 8 are biased at the edge of the triode region. Actually the circuit of Fig. 5.11(a) suffers from two disadvantages as compared to its counterpart in Fig. 5.11(b). First, it provides only half the maximum output voltage swing. Secondly, it includes a mirror pole at node X, thus limiting the speed of feedback systems using such amplifier. 79
15 Figure 5.11.Cascode op amps with singleended output Design Example Statement: Design a fully differential telescopic op amp with specifications as : V DD = 3V, differential output maximum swing = 3V, power dissipation less than 0.5 mw, Voltage gain Assume µ n C ox = 60µA/V 2, µ p C ox = 30µA/V 2, λ n = 0.11V 1, λ p = 0.22V 1 (for effective channel 0.5µm), body effect coefficient γ = 0, V THN = V THP = 0.7V. Design Steps  The op amp topology along with two current mirrors fixing the drain currents of M 7  M 9 is shown in Fig Let us begin with power dissipation, total current available is 0.167mA out of which half will be required for current mirrors and half available for the circuit. Each cascode branch thus carries a current around 40µA. The required output swing is 3V differential, thus each output node must be able to swing by 1.5V without driving any of the MOSFET into triode region. Therefore the total voltage available for M 9 and each cascode branch is equal to 1.5V. Hence, V OD7 + V OD5 + V OD3 + V OD1 + V OD9 = 1.5V. As M 9 carries maximum current 80µA, choosing V OD9 = 0.5V, leaving 1V for remaining four MOSFETs in cascode branch. Also M 5  M 8, being PMOS suffer from low mobility, thus allocating over drive of 300mV approximately to each. Finally remaining 400mV is allocated between M 1 and M 3, 200mV each. 80
16 Figure Op amp topology along with two current mirrors With drain current and overdrive voltage known of each MOSFET, the aspect ratio can be found out from (4.6) of drain current. To get lower device capacitances the minimum channel length of MOSFET is selected 0.5µm. Thus we get the aspect ratios as (W/L) 14 = 11, (W/L) 58 = 14, (W/L) 9 = 4. Now to find out theoretical voltage gain, g m and r o will be required of MOSFETs which can be calculated using (4.15) and (4.17) g m14 = 4 x 104 A/V, g m58 = 2.67 x 104 A/V r o14 = 227.2kΩ, r o58 = kΩ The voltage gain of telescopic cascode op amp A g m1 [(g m3 r o1 r o3 ) ( g m5 r o5 r o7 ) = 1179 This gain is much lower than the desired gain To increase the gain we recognized that g m r o (WL/I D ). Thus keeping I D constant the gain can be increased by scaling W and L simultaneously keeping ratio constant. 81
17 Figure 5.13 Schematic of Telescopic cascode opamp As M 1 M 4 appear in signal path, to keep their capacitances minimum their size will not be scaled. The PMOS devices M 5 M 8 affect the signal to smaller extent and hence are scaled. By scaling W and L, r o gets scaled while g m remains constant. Let us assume that scaling is done 1.4 times, therefore (W/L) 58 will be 21/0.7. Also λ p gets reduced by 1.4 times that is Modified PMOS devices, now will require slightly larger overdrive due to increase in dimension. Thus allotting 50mV more to M 58 and reducing overdrive of M 9 by 100 mv. The new dimension of M 9 comes out to be (W/L) 9 = 16. Now calculated gain comes out to be around The schematic of telescopic cascode opamp simulated is shown in Fig and frequency and phase response comes out to be as shown in Fig
18 Figure 5.14 Frequency and phase response of Telescopic cascode opamp 5.3 Source Followers A high voltage gain can be achieved from common source amplifier with high load impedance. If amplifier is required to drive a low impedance load then a buffer must be placed after amplifier. A buffer will drive the low impedance load with negligible loss of signal strength [53]. The common drain stages (source followers) are used as building blocks in a large number of high speed or high frequency applications, due to their intrinsic simplicity and wideband characteristics. The source followers suffer from nonideal effects such as body effects, channel length modulations, signaldependent capacitive effects and frequency distortions arising from capacitive loads. These nonideal effects create a trade off among linearity, bandwidth and power dissipation. The analysis of source followers is based on nonlinear parameters g m, g mb and r o in a low frequency small signal model. For NMOS source follower (NSF) as well as PMOS source follower (PSF), the input signal is applied to the gate and output is taken from the source. For signal levels above threshold voltage, the output voltage is equal to input voltage minus gate source voltage [52]. The gate source voltage consists of threshold and over drive voltage. If both these 83
19 voltages are constant, then output voltage is simply input voltage added with offset. The small signal gain would then be unity. Thus, the source follows the gate and circuit is known as a source follower. Actually threshold voltage depends on the body effect and the over drive depends on drain current. Also even if the drain current is kept constant, the overdrive depends to some extent on the drainsource voltage. Small signal equivalent circuits of MOSFETs with body effect can be used to evaluate the analysis of source follower circuits NMOS and PMOS Source Follower A. Small Signal Analysis of NSF The NSF in Fig consists of NMOS input transistor and NMOS current source as a load. The input signal V i consists of the DC biasing voltage V TH and the ac signal v i whereas the output signal V o consists of a DC biasing voltage V DS and the ac signal v o. For nwell process, the bulks of M 1 and M 2 share the same substrate. Hence, NSF suffers from the body effect. Figure 5.15 NMOS Source follower (NSF) circuit The small signal equivalent circuit of NSF is shown in Fig The body terminal is connected to lowest supply voltage (ground) to maintain sourcebody pn junction reverse biased. Since source is connected to output, v bs changes with output and g mb generator is active [1]. The load current source formed with M 2 is replaced by its drain resistance r o2. 84
20 Applying KVL around input loop, Figure 5.16 Small signal equivalent circuit of NSF (5.16) When the output is open circuited, i o = 0 and applying KCL at output node gives (5.17) From (5.16) substituting for v gs into (5.17) and rearranging, (5.18) If load current source is ideal,, (5.18) simplifies to (5.19) If r o1 is finite, the open circuit voltage gain of source follower is less than unity even if body effect is neglected. The variation in output voltage changes the drainsource voltage and the current through r o1. The large signal analysis shows that the over drive on gate also depends on the drain source voltage unless channel length modulation is negligible. This causes the small signal gain to be less than unity. 85
21 If, (5.20) Equation (5.20) shows that the voltage gain of the source follower is less than unity and it depends on =, which is typically in the range of 0.1 to 0.3. In addition, χ depends on sourcebody voltage, which is equal to v o when the body is grounded. Hence, gain found out in (5.20) depends on output voltage, causing distortion for large signal changes in the output. This can be overcome by selecting the type of source follower nchannel or p channel fabricated in an isolated well. The well can be connected to source making v sb =0. In this case the parasitic capacitance from well to substrate increases reducing the bandwidth of source follower. The output resistance of source follower can be calculated from Fig by driving the output with a voltage source v o and setting v i = 0. (5.21) Then, (5.22) It is seen that the body effect reduces the output resistance, which is desirable as the source follower produces a voltage output. This desired effect results from the nonzero small signal current drawn by the g m generator. As and, this output resistance becomes, same as input resistance of common gate amplifier. The source followers are used as buffers and level shifters. They are more flexible as a level shifter because the dc value of V GS can be adjusted by changing aspect ratio W/L. B. Small Signal Analysis of PSF With the circuit of PSF, the most of designs have utilized a body tied PMOS input transistor to remove the bulk modulation effect and to improve the precision. This is possible as PMOS and NMOS transistors share the same substrate. Due to lower mobility 86
22 of PMOS devices, this results in higher output impedance than NSF. Also the transconductance efficiency is low in PSFs which results into small drive ability and a larger silicon area. Fig shows a conventional PSF in an nwell process which includes a PMOS input transistor and a PMOS current source. The small signal equivalent model for PSF will be same as NSF. In high frequency equivalent model, PSF will have additional capacitance due to bulkwell. In addition, the channel length modulation coefficients of M 1 and M 2 in PSF are smaller than that of NSF. This gives better linearity of PSF. Figure PMOS Source follower (PSF) circuit The Super Source Follower The output resistance of source follower is approximately 1/(g m +g mb ). As MOSFETs have much lower transconductance, this output resistance may be too high especially when a resistive load is to be driven. The output resistance can be reduced by increasing transconductance with increase in aspect ratio W/L of source follower and its dc bias current. This requires a proportionate increase in the area and power dissipation. To minimize the area and power dissipation required for low R o, the source follower configuration is used as shown in Fig The super follower as shown in Fig uses negative feedback through M 2 to reduce the output resistance [36].The qualitative analysis shows that, when the input voltage is constant and the output voltage increases; the drain 87
23 current of M 1 also increases, resulting into increased gatesource voltage of M 2.As a result, the drain current of M 2 increases, reducing the output resistance. Figure 5.18 Supersource follower circuit The dc bias current in M 2 is the different between I 1 and I 2, thereforei 1 > I 2 is required for proper operation. This condition can be used to find small signal parameters of MOSFETs. The small signal equivalent circuit is shown in Fig The body effect of M 2 is neglected becausev bs2 = 0. The polarities voltage controlled current sources for NMOS and PMOS are identical. The current sources I 1 and I 2 are replaced by their internal resistances r 1 and r 2 respectively. If the current sources I 1 and I 2 are ideal, r o1 and r o2. For practical current sources these resistances are large but finite. To find output resistance of the super source follower, set v i =0 and find the current i o that flows into the output node when it is driven by a voltage vo. Applying KCL at output under these conditions to Fig. 5.19, (5.23) Similarly applying KCL at drain of M 1 with v i = 0, (5.24) 88
24 Substituting for v 2 from (5.24) into (5.23) and rearranging gives, (5.25) Consider I 1 and I 2 ideal, r 1 and r 2. Also if r o2 and (g m1 +g mb1 ) r o1 >>1, (5.26) Figure 5.19 Small signal equivalent circuit of super source follower This is the output resistance of super source follower. Comparing (5.26) with (5.22), shows that the negative feedback through M 2 reduces the output resistance by a factor of about g m2 r o1. The open circuit voltage gain of super source follower can be found out from small signal equivalent circuit with the output open circuited. Applying KCL at the output node gives, (5.26) Also applying KCL at drain of M 1 gives, (5.27) 89
25 Substituting for v 2 from (5.26) into (5.27) and rearranging gives, (5.28) Assuming ideal current sources gives, (5.29) Comparing the open circuit voltage gain of the super source follower (5.29) with the open circuit voltage gain of a simple source follower (5.19) it is seen that the deviation of this gain from unity is greater in super source follower than a simple source follower. If,, this difference is small and the conclusion is that the super source follower has little effect on the open circuit voltage gain. The product g m r o for MOSFET is given by relation Where µ is mobility of charge carriers, C ox is gate oxide capacitance, λ is channel length modulation coefficient and W/L is aspect ratio. In addition, λ α 1/L, hence we get Therefore, the width and length can be adjusted to get desired product g m r o without changing I d Design Example Statement: Design a source follower with V DD = 3V, I D = 1 ma, having voltage gain close to unity output resistance not more than 100Ω and to handle input 2V pp. Design steps  90
26 As voltage gain desired is close to unity, the PMOS source follower with current source load as shown in Fig.5.17, will be preferred which has got less severe body effect compared to NMOS. Now from data given, And (Say which is close to unity) Thus we get, g m1 = To find overdrive, Therefore, The overdrive for M 1 can be calculated using relation, Thus V od1 =0.202 V Now the drain currents of both MOSFETs will be equal and given as, And As both MOSFETs carry same current above equations can be equated giving, We get, 91
27 Thus, Assuming wide band application let L= 0.5 µm, maximum value of V od2 is V, but allotting V od2 = 0.65 V. Then we get, Figure 5.20 Schematic of PSF 92
28 Figure 5.21 Frequency and phase response of PSF If (W/L) 1 =1000, (W) 1 = 500 µm. (W/L) 2 = let take 120, (W) 2 =60 µm. The schematic of PSF simulated is shown in Fig and as expected, the wide band frequency response is obtained as shown in Fig This chapter deals with the different configurations of the differential amplifiers used in the schematic of IA. The detailed designing of the telescopic cascode op amp is carried out which forms basis for the designing of various circuits in the IA. The last stage in most of the monolithic circuits is a buffer. The buffer can be designed using NMOS or PMOS source followers but one designed with PMOS gives properties close to a good buffer. The function of level shifter also is well accomplished by source follower. ***** 93
Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers
Chapter 4 CMOS Cascode Amplifiers 4.1 Introduction A single stage CMOS amplifier cannot give desired dc voltage gain, output resistance and transconductance. The voltage gain can be made to attain higher
More informationFull Paper ACEEE Int. J. on Control System and Instrumentation, Vol. 4, No. 2, June 2013
ACEEE Int J on Control System and Instrumentation, Vol 4, No 2, June 2013 Analys and Design of CMOS Source Followers and Super Source Follower Mr D K Shedge 1, Mr D A Itole 2, Mr M P Gajare 3, and Dr P
More informationOperational Amplifiers
CHAPTER 9 Operational Amplifiers Analog IC Analysis and Design 9 ChihCheng Hsieh Outline. General Consideration. OneStage Op Amps / TwoStage Op Amps 3. Gain Boosting 4. CommonMode Feedback 5. Input
More informationChapter 4: Differential Amplifiers
Chapter 4: Differential Amplifiers 4.1 SingleEnded and Differential Operation 4.2 Basic Differential Pair 4.3 CommonMode Response 4.4 Differential Pair with MOS Loads 4.5 Gilbert Cell SingleEnded and
More informationCHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations
CHAPTER 3 Instrumentation Amplifier (IA) Background 3.1 Introduction The IAs are key circuits in many sensor readout systems where, there is a need to amplify small differential signals in the presence
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA247 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA21 Advanced Current Mirrors and Opamps Twostage
More informationDifferential Amplifiers/Demo
Differential Amplifiers/Demo Motivation and Introduction The differential amplifier is among the most important circuit inventions, dating back to the vacuum tube era. Offering many useful properties,
More informationCurrent Mirrors. Current Source and Sink, Small Signal and Large Signal Analysis of MOS. Knowledge of Various kinds of Current Mirrors
Motivation Current Mirrors Current sources have many important applications in analog design. For example, some digitaltoanalog converters employ an array of current sources to produce an analog output
More informationChapter 13: Introduction to Switched Capacitor Circuits
Chapter 13: Introduction to Switched Capacitor Circuits 13.1 General Considerations 13.2 Sampling Switches 13.3 SwitchedCapacitor Amplifiers 13.4 SwitchedCapacitor Integrator 13.5 SwitchedCapacitor
More informationDesign and Simulation of Low Voltage Operational Amplifier
Design and Simulation of Low Voltage Operational Amplifier Zach Nelson Department of Electrical Engineering, University of Nevada, Las Vegas 4505 S Maryland Pkwy, Las Vegas, NV 89154 United States of America
More informationECEN 474/704 Lab 6: Differential Pairs
ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers
More informationBasic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair,
Basic Circuits Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair, CCS  Basic Circuits P. Fischer, ZITI, Uni Heidelberg, Seite 1 Reminder: Effect of Transistor Sizes Very crude classification:
More informationCHAPTER 8 DIFFERENTIAL AND MULTISTAGE AMPLIFIERS
CHAPTER 8 DIFFERENTIAL AND MULTISTAGE AMPLIFIERS Chapter Outline 8.1 The CMOS Differential Pair 8. SmallSignal Operations of the MOS Differential Pair 8.3 The BJT Differential Pair 8.4 Other Nonideal
More informationCOMPARISON OF THE MOSFET AND THE BJT:
COMPARISON OF THE MOSFET AND THE BJT: In this section we present a comparison of the characteristics of the two major electronic devices: the MOSFET and the BJT. To facilitate this comparison, typical
More informationLecture 300 Low Voltage Op Amps (3/28/10) Page 3001
Lecture 300 Low Voltage Op Amps (3/28/10) Page 3001 LECTURE 300 LOW VOLTAGE OP AMPS LECTURE ORGANIZATION Outline Introduction Low voltage input stages Low voltage gain stages Low voltage bias circuits
More informationEE301 Electronics I , Fall
EE301 Electronics I 20182019, Fall 1. Introduction to Microelectronics (1 Week/3 Hrs.) Introduction, Historical Background, Basic Consepts 2. Rewiev of Semiconductors (1 Week/3 Hrs.) Semiconductor materials
More informationDesign and Analysis of High Gain Differential Amplifier Using Various Topologies
Design and Analysis of High Gain Amplifier Using Various Topologies SAMARLA.SHILPA 1, J SRILATHA 2 1Assistant Professor, Dept of Electronics and Communication Engineering, NNRG, Ghatkesar, Hyderabad, India.
More informationCHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN
93 CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN 4.1 INTRODUCTION Ultra Wide Band (UWB) system is capable of transmitting data over a wide spectrum of frequency bands with low power and high data
More informationLowVoltage Wide Linear Range Tunable Operational Transconductance Amplifier
LowVoltage Wide Linear Range Tunable Operational Transconductance Amplifier A dissertation submitted in partial fulfillment of the requirement for the award of degree of Master of Technology in VLSI Design
More informationExperiment #6 MOSFET Dynamic circuits
Experiment #6 MOSFET Dynamic circuits Jonathan Roderick Introduction: This experiment will build upon the concepts that were presented in the previous lab and introduce dynamic circuits using MOSFETS.
More informationOperational amplifiers
Operational amplifiers Bởi: Sy Hien Dinh INTRODUCTION Having learned the basic laws and theorems for circuit analysis, we are now ready to study an active circuit element of paramount importance: the operational
More informationAnalog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem
Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem A report Submitted to Canopus Systems Inc. Zuhail Sainudeen and Navid Yazdi Arizona State University July 2001 1. Overview
More informationTuesday, March 22nd, 9:15 11:00
Nonlinearity it and mismatch Tuesday, March 22nd, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 22nd of March:
More informationLecture 34: Designing amplifiers, biasing, frequency response. Context
Lecture 34: Designing amplifiers, biasing, frequency response Prof J. S. Smith Context We will figure out more of the design parameters for the amplifier we looked at in the last lecture, and then we will
More informationANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS
ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,
More informationDifference between BJTs and FETs. Junction Field Effect Transistors (JFET)
Difference between BJTs and FETs Transistors can be categorized according to their structure, and two of the more commonly known transistor structures, are the BJT and FET. The comparison between BJTs
More informationEE 140 / EE 240A ANALOG INTEGRATED CIRCUITS FALL 2015 C. Nguyen PROBLEM SET #7
Issued: Friday, Oct. 16, 2015 PROBLEM SET #7 Due (at 8 a.m.): Monday, Oct. 26, 2015, in the EE 140/240A HW box near 125 Cory. 1. A design error has resulted in a mismatch in the circuit of Fig. PS71.
More informationIndex. SmallSignal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10
Index A absolute value, 308 additional pole, 271 analog multiplier, 190 B BiCMOS,107 Bode plot, 266 baseemitter voltage, 16, 50 baseemitter voltages, 296 bias current, 111, 124, 133, 137, 166, 185 bipolar
More informationRadivoje Đurić, 2015, Analogna Integrisana Kola 1
Low power OTA 1 TwoStage, Miller Op Amp Operating in Weak Inversion Low frequency response: gm1 gm6 Av 0 g g g g A v 0 ds2 ds4 ds6 ds7 I D m, ds D nvt g g I n GB and SR: GB 1 1 n 1 2 4 6 6 7 g 2 2 m1
More informationApplied Electronics II
Applied Electronics II Chapter 2: Differential Amplifier School of Electrical and Computer Engineering Addis Ababa Institute of Technology Addis Ababa University Daniel D./Abel G. April 4, 2016 Chapter
More information6.976 High Speed Communication Circuits and Systems Lecture 5 High Speed, Broadband Amplifiers
6.976 High Speed Communication Circuits and Systems Lecture 5 High Speed, Broadband Amplifiers Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott Broadband Communication
More informationThe Differential Amplifier. BJT Differential Pair
1 The Differential Amplifier Asst. Prof. MONTREE SRPRUCHYANUN, D. Eng. Dept. of Teacher Training in Electrical Engineering, Faculty of Technical Education King Mongkut s nstitute of Technology North Bangkok
More informationLecture 20 Transistor Amplifiers (II) Other Amplifier Stages. November 17, 2005
6.012 Microelectronic Devices and Circuits Fall 2005 Lecture 20 1 Lecture 20 Transistor Amplifiers (II) Other Amplifier Stages November 17, 2005 Contents: 1. Common source amplifier (cont.) 2. Common drain
More informationDESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN WITH LATCH NETWORK. Thota Keerthi* 1, Ch. Anil Kumar 2
ISSN 22772685 IJESR/October 2014/ Vol4/Issue10/682687 Thota Keerthi et al./ International Journal of Engineering & Science Research DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN
More informationPerformance Evaluation of Different Types of CMOS Operational Transconductance Amplifier
Performance Evaluation of Different Types of CMOS Operational Transconductance Amplifier Kalpesh B. Pandya 1, Kehul A. shah 2 1 Gujarat Technological University, Department of Electronics & Communication,
More information444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407
Index A Accuracy active resistor structures, 46, 323, 328, 329, 341, 344, 360 computational circuits, 171 differential amplifiers, 30, 31 exponential circuits, 285, 291, 292 multifunctional structures,
More informationMicroelectronics Exercises of Topic 5 ICT Systems Engineering EPSEM  UPC
Microelectronics Exercises of Topic 5 ICT Systems Engineering EPSEM  UPC F. Xavier Moncunill Autumn 2018 5 Analog integrated circuits Exercise 5.1 This problem aims to follow the steps in the design of
More informationANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS
ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,
More informationSKEL 4283 Analog CMOS IC Design Current Mirrors
SKEL 4283 Analog CMOS IC Design Current Mirrors Dr. Nasir Shaikh Husin Faculty of Electrical Engineering Universiti Teknologi Malaysia Current Mirrors 1 Objectives Introduce and characterize the current
More informationAnalysis and Design of Analog Integrated Circuits Lecture 8. Cascode Techniques
Analysis and Design of Analog Integrated Circuits Lecture 8 Cascode Techniques Michael H. Perrott February 15, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Review of Large Signal Analysis
More informationEE301 Electronics I , Fall
EE301 Electronics I 20182019, Fall 1. Introduction to Microelectronics (1 Week/3 Hrs.) Introduction, Historical Background, Basic Consepts 2. Rewiev of Semiconductors (1 Week/3 Hrs.) Semiconductor materials
More informationF9 Differential and Multistage Amplifiers
Lars Ohlsson 018100 F9 Differential and Multistage Amplifiers Outline MOS differential pair Common mode signal operation Differential mode signal operation Large signal operation Small signal operation
More informationImproving Amplifier Voltage Gain
15.1 Multistage accoupled Amplifiers 1077 TABLE 15.3 ThreeStage Amplifier Summary HAND ANALYSIS SPICE RESULTS Voltage gain 998 1010 Input signal range 92.7 V Input resistance 1 M 1M Output resistance
More informationFieldEffect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;
Chapter 3 FieldEffect Transistors (FETs) 3.1 Introduction FieldEffect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; The concept has been known
More informationAnalog Integrated Circuit Design Exercise 1
Analog Integrated Circuit Design Exercise 1 Integrated Electronic Systems Lab Prof. Dr.Ing. Klaus Hofmann M.Sc. Katrin Hirmer, M.Sc. Sreekesh Lakshminarayanan Status: 21.10.2015 PreAssignments The lecture
More informationSolid State Devices & Circuits. 18. Advanced Techniques
ECE 442 Solid State Devices & Circuits 18. Advanced Techniques Jose E. SchuttAine Electrical l&c Computer Engineering i University of Illinois jschutt@emlab.uiuc.edu 1 Darlington Configuration  Popular
More informationA PSEUDOCLASSAB TELESCOPICCASCODE OPERATIONAL AMPLIFIER
A PSEUDOCLASSAB TELESCOPICCASCODE OPERATIONAL AMPLIFIER M. TaherzadehSani, R. Lotfi, and O. Shoaei ABSTRACT A novel classab architecture for singlestage operational amplifiers is presented. The structure
More informationUnit 3: Integratedcircuit amplifiers (contd.)
Unit 3: Integratedcircuit amplifiers (contd.) COMMONSOURCE AND COMMONEMITTER AMPLIFIERS The CommonSource Circuit The most basic IC MOS amplifier is shown in fig.(1). The source of MOS transistor is
More informationLecture 20 Transistor Amplifiers (II) Other Amplifier Stages
Lecture 20 Transistor Amplifiers (II) Other Amplifier Stages Outline Common drain amplifier Common gate amplifier Reading Assignment: Howe and Sodini; Chapter 8, Sections 8.78.9 6.02 Spring 2009 . Common
More informationTWO AND ONE STAGES OTA
TWO AND ONE STAGES OTA F. Maloberti Department of Electronics Integrated Microsystem Group University of Pavia, 7100 Pavia, Italy franco@ele.unipv.it tel. +393850505; fax. +39038505677 474 EE Department
More informationINTRODUCTION: Basic operating principle of a MOSFET:
INTRODUCTION: Along with the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available whose Gate input is electrically insulated from the main current carrying
More informationLOW VOLTAGE ANALOG IC DESIGN PROJECT 1. CONSTANT Gm RAIL TO RAIL INPUT STAGE DESIGN. Prof. Dr. Ali ZEKĐ. Umut YILMAZER
LOW VOLTAGE ANALOG IC DESIGN PROJECT 1 CONSTANT Gm RAIL TO RAIL INPUT STAGE DESIGN Prof. Dr. Ali ZEKĐ Umut YILMAZER 1 1. Introduction In this project, two constant Gm input stages are designed. First circuit
More informationLECTURE 19 DIFFERENTIAL AMPLIFIER
Lecture 19 Differential Amplifier (6/4/14) Page 191 LECTURE 19 DIFFERENTIAL AMPLIFIER LECTURE ORGANIZATION Outline Characterization of a differential amplifier Differential amplifier with a current mirror
More informationLecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and
Lecture 16: MOS Transistor models: Linear models, SPICE models Context In the last lecture, we discussed the MOS transistor, and added a correction due to the changing depletion region, called the body
More informationMOS Field Effect Transistors
MOS Field Effect Transistors A gate contact gate interconnect n polysilicon gate source contacts W active area (thin oxide area) polysilicon gate contact metal interconnect drain contacts A bulk contact
More informationAn Improved Bandgap Reference (BGR) Circuit with Constant Voltage and Current Outputs
International Journal of Research in Engineering and Innovation Vol1, Issue6 (2017), 6064 International Journal of Research in Engineering and Innovation (IJREI) journal home page: http://www.ijrei.com
More informationHigh Voltage Operational Amplifiers in SOI Technology
High Voltage Operational Amplifiers in SOI Technology Kishore Penmetsa, Kenneth V. Noren, Herbert L. Hess and Kevin M. Buck Department of Electrical Engineering, University of Idaho Abstract This paper
More informationUNIT 3: FIELD EFFECT TRANSISTORS
FIELD EFFECT TRANSISTOR: UNIT 3: FIELD EFFECT TRANSISTORS The field effect transistor is a semiconductor device, which depends for its operation on the control of current by an electric field. There are
More informationBuilding Blocks of IntegratedCircuit Amplifiers
CHAPTER 7 Building Blocks of IntegratedCircuit Amplifiers Introduction 7. 493 IC Design Philosophy 7. The Basic Gain Cell 494 495 7.3 The Cascode Amplifier 506 7.4 IC Biasing Current Sources, Current
More informationVoltage Biasing Considerations (From the CS atom toward the differential pair atom) Claudio Talarico, Gonzaga University
Voltage Biasing Considerations (From the CS atom toward the differential pair atom) Claudio Talarico, Gonzaga University Voltage Biasing Considerations In addition to bias currents, building a complete
More informationNOVEMBER 29, 2017 COURSE PROJECT: CMOS TRANSIMPEDANCE AMPLIFIER ECG 720 ADVANCED ANALOG IC DESIGN ERIC MONAHAN
NOVEMBER 29, 2017 COURSE PROJECT: CMOS TRANSIMPEDANCE AMPLIFIER ECG 720 ADVANCED ANALOG IC DESIGN ERIC MONAHAN 1.Introduction: CMOS Transimpedance Amplifier Avalanche photodiodes (APDs) are highly sensitive,
More informationLow voltage, low power, bulkdriven amplifier
University of Arkansas, Fayetteville ScholarWorks@UARK Electrical Engineering Undergraduate Honors Theses Electrical Engineering 52009 Low voltage, low power, bulkdriven amplifier Shama Huda University
More informationLecture 20: Passive Mixers
EECS 142 Lecture 20: Passive Mixers Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California, Berkeley EECS 142 Lecture 20 p.
More informationSimulator Based Device Sizing Technique For Operational Amplifiers
Simulator Based Device Sizing Technique For Operational Amplifiers RISHI TODANI National Institute of Technology Department of ECE Durgapur  713209 INDIA todani.rishi@gmail.com ASHIS KUMAR MAL National
More informationApplied Electronics II
Applied Electronics II Chapter 3: Operational Amplifier Part 1 Op Amp Basics School of Electrical and Computer Engineering Addis Ababa Institute of Technology Addis Ababa University Daniel D./Getachew
More informationL02 Operational Amplifiers Applications 1
L02 Operational Amplifiers Applications 1 Chapter 9 Ideal Operational Amplifiers and OpAmp Circuits Donald A. Neamen (2009). Microelectronics: Circuit Analysis and Design, 4th Edition, McGrawHill Prepared
More informationEECS3611 Analog Integrated Circuit Design. Lecture 3. Current Source and Current Mirror
EECS3611 Analog ntegrated Circuit Design Lecture 3 Current Source and Current Mirror ntroduction Before any device can be used in any application, it has to be properly biased so that small signal AC parameters
More informationSession 2 MOS Transistor for RF Circuits
Session 2 MOS Transistor for RF Circuits Session Speaker Chandramohan P. Session Contents MOS transistor basics MOS equivalent circuit Single stage amplifiers Opamp design Session objectives To understand
More informationHomework Assignment 07
Homework Assignment 07 Question 1 (Short Takes). 2 points each unless otherwise noted. 1. A singlepole opamp has an openloop lowfrequency gain of A = 10 5 and an open loop, 3dB frequency of 4 Hz.
More informationECE315 / ECE515 Lecture 7 Date:
Lecture 7 ate: 01.09.2016 CG Amplifier Examples Biasing in MOS Amplifier Circuits Common Gate (CG) Amplifier CG Amplifier nput is applied at the Source and the output is sensed at the rain. The Gate terminal
More informationMetalOxideSilicon (MOS) devices PMOS. ntype
MetalOxideSilicon (MOS devices Principle of MOS Field Effect Transistor transistor operation Metal (poly gate on oxide between source and drain Source and drain implants of opposite type to substrate.
More informationBJT Amplifier. Superposition principle (linear amplifier)
BJT Amplifier Two types analysis DC analysis Applied DC voltage source AC analysis Time varying signal source Superposition principle (linear amplifier) The response of a linear amplifier circuit excited
More informationChapter 10 Differential Amplifiers
Chapter 10 Differential Amplifiers 10.1 General Considerations 10.2 Bipolar Differential Pair 10.3 MOS Differential Pair 10.4 Cascode Differential Amplifiers 10.5 CommonMode Rejection 10.6 Differential
More informationBasic OpAmp Design and Compensation. Chapter 6
Basic OpAmp Design and Compensation Chapter 6 6.1 OpAmp applications Typical applications of OpAmps in analog integrated circuits: (a) Amplification and filtering (b) Biasing and regulation (c) Switchedcapacitor
More informationA new class AB foldedcascode operational amplifier
A new class AB foldedcascode operational amplifier Mohammad Yavari a) Integrated Circuits Design Laboratory, Department of Electrical Engineering, Amirkabir University of Technology, Tehran, Iran a) myavari@aut.ac.ir
More informationCurrent Mirrors. Prof. TaiHaur Kuo, EE, NCKU, Tainan City, Taiwan 41
Current Mirrors Prof. TaiHaur Kuo, EE, NCKU, Tainan City, Taiwan 4 郭泰豪, Analog C Design, 08 { Prof. TaiHaur Kuo, EE, NCKU, Tainan City, Taiwan 4 郭泰豪, Analog C Design, 08 { Current Source and Sink Symbol
More informationClassAB LowVoltage CMOS UnityGain Buffers
ClassAB LowVoltage CMOS UnityGain Buffers Mariano Jimenez, Antonio Torralba, Ramón G. Carvajal and J. RamírezAngulo Abstract ClassAB circuits, which are able to deal with currents several orders of
More informationRadivoje Đurić, 2015, Analogna Integrisana Kola 1
OTAoutput buffer 1 According to the types of loads, the driving capability of the output stages differs. For switched capacitor circuits which have high impedance capacitive loads, class A output stage
More informationINF3410 Fall Book Chapter 3: Basic Current Mirrors and SingleStage Amplifiers
INF3410 Fall 2013 Amplifiers content Simple Current Mirror CommonSource Amplifier Interrupt: A word on output resistance CommonDrain Amplifier with active load / Source Follower CommonGate Amplifier
More information6.776 High Speed Communication Circuits Lecture 6 MOS Transistors, Passive Components, Gain Bandwidth Issue for Broadband Amplifiers
6.776 High Speed Communication Circuits Lecture 6 MOS Transistors, Passive Components, Gain Bandwidth Issue for Broadband Amplifiers Massachusetts Institute of Technology February 17, 2005 Copyright 2005
More informationSolid State Devices Part II. Module IV
Solid State Devices Part II Module IV MOS Capacitor Two terminal MOS device MOS = Metal Oxide Semiconductor MOS capacitor  the heart of the MOSFET The MOS capacitor is used to induce charge at the
More informationLinear IC s and applications
Questions and Solutions PARTA Unit1 INTRODUCTION TO OPAMPS 1. Explain data acquisition system Jan13 DATA ACQUISITION SYSYTEM BLOCK DIAGRAM: Input stage Intermediate stage Level shifting stage Output
More informationDESIGN OF A FULLY DIFFERENTIAL HIGHSPEED HIGHPRECISION AMPLIFIER
DESIGN OF A FULLY DIFFERENTIAL HIGHSPEED HIGHPRECISION AMPLIFIER Mayank Gupta mayank@ee.ucla.edu N. V. Girish envy@ee.ucla.edu Design I. Design II. University of California, Los Angeles EE215A Term Project
More informationLecture 350 Low Voltage Op Amps (3/26/02) Page 3501
Lecture 350 Low Voltage Op Amps (3/26/02) Page 3501 LECTURE 350 LOW VOLTAGE OP AMPS (READING: AH 415432) Objective The objective of this presentation is: 1.) How to design standard circuit blocks with
More informationAn Improved Recycling Folded Cascode OTA with positive feedback
An Improved Recycling Folded Cascode OTA with positive feedback S.KUMARAVEL, B.VENKATARAMANI Department of Electronics and Communication Engineering National Institute of Technology Trichy Tiruchirappalli
More informationECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers
ECE 442 Solid State Devices & Circuits 15. Differential Amplifiers Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 442 Jose Schutt Aine 1 Background
More informationHomework Assignment 07
Homework Assignment 07 Question 1 (Short Takes). 2 points each unless otherwise noted. 1. A singlepole opamp has an openloop lowfrequency gain of A = 10 5 and an open loop, 3dB frequency of 4 Hz.
More informationAN increasing number of video and communication applications
1470 IEEE JOURNAL OF SOLIDSTATE CIRCUITS, VOL. 32, NO. 9, SEPTEMBER 1997 A LowPower, HighSpeed, CurrentFeedback OpAmp with a Novel Class AB High Current Output Stage Jim Bales Abstract A complementary
More informationChapter 12 Opertational Amplifier Circuits
1 Chapter 12 Opertational Amplifier Circuits Learning Objectives 1) The design and analysis of the two basic CMOS opamp architectures: the twostage circuit and the singlestage, folded cascode circuit.
More information2005 IEEE. Reprinted with permission.
P. Sivonen, A. Vilander, and A. Pärssinen, Cancellation of secondorder intermodulation distortion and enhancement of IIP2 in commonsource and commonemitter RF transconductors, IEEE Transactions on Circuits
More informationAmplifiers Frequency Response Examples
ECE 5/45 Analog IC Design We will use the following MOSFET parameters for handcalculations and the µm CMOS models for corresponding simulations. Table : Longchannel MOSFET parameters. Parameter NMOS
More informationChapter 8. Field Effect Transistor
Chapter 8. Field Effect Transistor Field Effect Transistor: The field effect transistor is a semiconductor device, which depends for its operation on the control of current by an electric field. There
More informationChapter 11. Differential Amplifier Circuits
Chapter 11 Differential Amplifier Circuits 11.0 ntroduction Differential amplifier or diffamp is a multitransistor amplifier. t is the fundamental building block of analog circuit. t is virtually formed
More informationIJSRD  International Journal for Scientific Research & Development Vol. 4, Issue 02, 2016 ISSN (online):
IJSRD  International Journal for Scientific Research & Development Vol. 4, Issue 02, 2016 ISSN (online): 23210613 Design & Analysis of CMOS Telescopic Operational Transconductance Amplifier (OTA) with
More informationChapter 15 Goals. accoupled Amplifiers Example of a ThreeStage Amplifier
Chapter 15 Goals accoupled multistage amplifiers including voltage gain, input and output resistances, and smallsignal limitations. dccoupled multistage amplifiers. Darlington configuration and cascode
More informationA Unity Gain FullyDifferential 10bit and 40MSps SampleAndHold Amplifier in 0.18μm CMOS
A Unity Gain FullyDifferential 0bit and 40MSps SampleAndHold Amplifier in 0.8μm CMOS Sanaz Haddadian, and Rahele Hedayati Abstract A 0bit, 40 MSps, sample and hold, implemented in 0.8μm CMOS technology
More informationOperational Amplifiers
Monolithic Amplifier Circuits: Operational Amplifiers Chapter 1 Jón Tómas Guðmundsson tumi@hi.is 1. Week Fall 2010 1 Introduction Operational amplifiers (op amps) are an integral part of many analog and
More informationECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers
ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers Objective Design, simulate and layout various inverting amplifiers. Introduction Inverting amplifiers are fundamental building blocks of electronic
More informationYou will be asked to make the following statement and provide your signature on the top of your solutions.
1 EE 435 Name Exam 1 Spring 2018 Instructions: The points allocated to each problem are as indicated. Note that the first and last problem are weighted more heavily than the rest of the problems. On those
More informationMicroelectronic Circuits II. Ch 10 : OperationalAmplifier Circuits
Microelectronic Circuits II Ch 0 : OperationalAmplifier Circuits 0. The Twostage CMOS Op Amp 0.2 The FoldedCascode CMOS Op Amp CNU EE 0. OperationalAmplifier Introduction  Analog ICs : operational
More information