Applied Electronics II
|
|
- Allen Jonah Mathews
- 5 years ago
- Views:
Transcription
1 Applied Electronics II Chapter 2: Differential Amplifier School of Electrical and Computer Engineering Addis Ababa Institute of Technology Addis Ababa University Daniel D./Abel G. April 4, 2016 Chapter 2: Differential Amplifier (AAIT) Chapter Two April 4, / 29
2 Overview 1 Introduction 2 The MOS Differential Pair Operation with a Common-Mode Input Voltage Operation with a Differential Input Voltage Large-Signal Operation 3 Small-Signal Operation of the MOS Differential Pair Differential Gain The Differential Half-Circuit The Differential Amplifier with Current-Source Loads Cascode Differential Amplifier Common-Mode Gain and Common-Rejection ratio (CMRR) Differential versus Single-Ended Output Current Source, Biasing Techniques 4 Exercise Chapter 2: Differential Amplifier (AAIT) Chapter Two April 4, / 29
3 Introduction Introduction The purpose of a differential amplifier is to amplify the difference between two signals. The differential-pair of differential-amplifier configuration is widely used in IC circuit design. One example is input stage of op-amp. Another example is emitter-coupled logic (ECL). Technology was invented in 1940s for use in vacuum tubes the basic differential-amplifier configuration was later implemented with discrete bipolar transistors. However, the configuration became most useful with invention of modern transistor / MOS technologies. V 1 V 2 Differntial Amplifier V o Chapter 2: Differential Amplifier (AAIT) Chapter Two April 4, / 29
4 The MOS Differential Pair The MOS Differential Pair Two matched transistors (Q 1 and Q 2 ) joined and biased by a constant current source I. MOSFET s should not enter triode region of operation. Figure: The basic MOS differential-pair configuration. Chapter 2: Differential Amplifier (AAIT) Chapter Two April 4, / 29
5 The MOS Differential Pair Operation with a Common-Mode Input Voltage Operation with a Common-Mode Input Voltage Consider case when two gate terminals are joined together. Connected to a common-mode voltage (V CM ). v G1 = v G2 = V CM Q 1 and Q 2 are matched. Current I will divide equally between the two transistors. I D1 = I D2 = I /2, V S = V CM V GS where V GS is the gate-to-source voltage. Chapter 2: Differential Amplifier (AAIT) Chapter Two April 4, / 29
6 The MOS Differential Pair Operation with a Common-Mode Input Voltage Operation with a Common-Mode Input Voltage Neglecting channel-length modulation, V GS and I /2 are related by I 2 = 1 2 k W n L (V GS V t ) 2 in terms of the overdrive voltage V OV, The voltage at each drain will be I 2 = 1 2 k W n L V OV 2 or V OV = I k n W L v D1 = v D2 = V DD I 2 R D As long as Q 1 and Q 2 remain in the saturation region, the current I will divide equally and the voltages at the drains will not change. Thus the differential pair does not respond to (i.e., it rejects) common-mode input signals. Chapter 2: Differential Amplifier (AAIT) Chapter Two April 4, / 29
7 The MOS Differential Pair Operation with a Common-Mode Input Voltage Operation with a Common-Mode Input Voltage An important specification of a differential amplifier is its input common-mode range.this is the range of V CM over which the differential pair operates properly. The highest value of V CM is limited by the requirement that Q 1 and Q 2 remain in saturation, which means v DS V OV max(v CM ) = V t + V DD I 2 R D The lowest value of V CM is determined by the need to allow for a sufficient voltage across the current source I for it to operate properly. If a voltage V CS is needed across the current source, then min(v CM ) = V SS + V CS + V t + V OV Chapter 2: Differential Amplifier (AAIT) Chapter Two April 4, / 29
8 The MOS Differential Pair Operation with a Differential Input Voltage Operation with a Differential Input Voltage If v id is applied to Q 1 and Q 2 is grounded, following conditions apply: v id = v GS1 v GS2 > 0 i D1 > i D2 if v id is positive, v GS1 will be greater than v GS2 and hence i D1 will be greater than i D2 and the difference output voltage (v D2 v D1 ) will be positive. Chapter 2: Differential Amplifier (AAIT) Chapter Two April 4, / 29
9 The MOS Differential Pair Operation with a Differential Input Voltage Operation with a Differential Input Voltage The differential pair responds to difference-mode or differential input signals by providing a corresponding differential output signal between the two drains. To find the v id that causes the entire bias current I to flow in one of the two transistors. v GS1 reaches the value that corresponds to i D1 = I, v GS2 is reduced to a value equal to the threshold voltage V t, at which point v S = V t. The v GS1 can be found as I = 1 ( ) k W n (v GS1 V t ) 2 2 L v GS1 = V t + 2I /k n(w /L) = V t + 2V OV Chapter 2: Differential Amplifier (AAIT) Chapter Two April 4, / 29
10 The MOS Differential Pair Operation with a Differential Input Voltage Operation with a Differential Input Voltage The corresponding max(v id ) is max(v id )= v GS1 + v S max(v id )= V t + 2V OV V t = 2V OV To steer the current completely to one side of the pair, a difference input voltage v id of at least 2V OV (4V T for bipolar) is needed. Chapter 2: Differential Amplifier (AAIT) Chapter Two April 4, / 29
11 The MOS Differential Pair Large-Signal Operation Large-Signal Operation Objective is to derive expressions for drain current i D1 and i D2 in terms of differential signal v id = v G1 v G2. Assumption taken Differential pair is perfectly matched Channel-length Modulation is Neglected (λ = 0) The circuit maintains Q 1 and Q 2 in the saturation region of operation at all times. Load Independence Step 1 Expression drain currents for Q 1 and Q 2. i D1 = 1 2 k W n L (v GS1 V t ) 2 and i D2 = 1 2 k W n L (v GS2 V t ) 2 Step 2 Take the square roots of both sides of both 1 id1 = 2 k W n L (v GS1 V t ) and 1 id2 = 2 k W n L (v GS2 V t ) Chapter 2: Differential Amplifier (AAIT) Chapter Two April 4, / 29
12 The MOS Differential Pair Large-Signal Operation Large-Signal Operation Step 3 (v GS1 v GS2 = v G1 v G2 = v id ) Subtract and perform appropriate substitution. id1 1 i D2 = 2 k W n L v id Step 4 Squaring both sides and substituting for i D1 + i D2 = I 2 i D1 i D2 = I 1 2 k W n L v id 2 Step 5 Replacing i D2 = I i D1, squaring both sides and solving the quadratic and substituting V OV = I / ( k n W ) L i D1 = I 2 + ( i D2 = I 2 ( I V OV I V OV ) (vid 2 ) (vid 2 ) ( vid /2 1 V OV ) ( vid /2 1 V OV Chapter 2: Differential Amplifier (AAIT) Chapter Two April 4, / 29 ) 2 ) 2
13 The MOS Differential Pair Large-Signal Operation Large-Signal Operation The Transfer characteristics are nonlinear due to the term involving v 2 id Figure: Normalized plots of the currents in a MOSFET differential pair. Since Linear amplification is desirable v id will be as small as possible. For a given value of V OV, the only option is to keep v id /2 much smaller than V OV. Chapter 2: Differential Amplifier (AAIT) Chapter Two April 4, / 29
14 The MOS Differential Pair Large-Signal Operation The approximation is i D1 I 2 + ( I V OV ) (vid 2 ) Large-Signal Operation and i D2 I 2 ( I V OV ) (vid 2 ) Figure: The linear range of operation of the MOS differential pair can be extended by operating the transistor at a higher value of V OV. Chapter 2: Differential Amplifier (AAIT) Chapter Two April 4, / 29
15 Figure: Small-signal analysis of MOS deferential amplifier. Chapter 2: Differential Amplifier (AAIT) Chapter Two April 4, / 29 Small-Signal Operation of the MOS Differential Pair Small-Signal Operation of the MOS Differential Pair
16 Small-Signal Operation of the MOS Differential Pair Differential Gain Differential Gain From Figure (a) v G1 = V CM v id and v G2 = V CM 1 2 v id causes a virtual signal ground to appear on the common-source (common-emitter) connection where V CM denotes a common-mode dc voltage where v id denotes a differential input applied complementarily (or balanced) Also note that each of Q 1 and Q 2 is biased at a dc current of I /2 and is operating at an overdrive voltage V OV. Assuming v id /2 V OV, the drain current will be ( ) I (vid ) ( I i d1 = and i d2 = 2 V OV The transconductance of MOSFET is g m = 2I D V OV = Combining the equations ( vid ) i d1 = g m 2 and 2(I /2) V OV = I V OV V OV ( vid ) i d2 = g m 2 ) (vid Chapter 2: Differential Amplifier (AAIT) Chapter Two April 4, / 29 2 )
17 Small-Signal Operation of the MOS Differential Pair Differential Gain Differential Gain The output can be taken between the drain and the ground,refereed as single-ended outputs v o1 and v o2. ( vid ) ( vid ) v o1 = i d1 R D = g m R D and v o2 = i d2 R D = g m R D 2 2 The output can e taken between the two drain terminals, refereed as differential output v od v od = v o2 v o1 = g m v id R D The differential gain A v = v od = g m R D v id When the output resistance of the MOSFET is taken into account A v = v od v id = g m [R D r o ] Chapter 2: Differential Amplifier (AAIT) Chapter Two April 4, / 29
18 Small-Signal Operation of the MOS Differential Pair The Differential Half-Circuit The Differential Half-Circuit The performance can be determined by considering only half the circuit since the circuit is symmetrical and balanced. It is easier for analysis. Q1 is biased at I /2 and is operating at V OV. This circuit may be used to determine the differential voltage gain of the differential amplifier A v = g m [R D r o ] Figure: Half-circuit of the differential amplifier. Chapter 2: Differential Amplifier (AAIT) Chapter Two April 4, / 29
19 Small-Signal Operation of the MOS Differential Pair The Differential Amplifier with Current-Source Loads The Differential Amplifier with Current-Source Loads To obtain higher gain, the passive resistances (R D ) can be replaced with current sources. The current sources are realized with PMOS and biased to conduct I /2. A v = g m1 [r o1 r o3 ] Chapter 2: Differential Amplifier (AAIT) Chapter Two April 4, / 29
20 Small-Signal Operation of the MOS Differential Pair Cascode Differential Amplifier Cascode Differential Amplifier Gain can be increased via cascode configuration. The differential Gain A v = g m1 [R on R op ] where R on = [g m3 r o3 ]r o1 R op = [g m5 r o5 ]r o7 Chapter 2: Differential Amplifier (AAIT) Chapter Two April 4, / 29
21 Small-Signal Operation of the MOS Differential Pair Common-Mode Gain and CMRR Common-Mode Gain and Common-Rejection ratio (CMRR) Chapter 2: Differential Amplifier (AAIT) Chapter Two April 4, / 29
22 Small-Signal Operation of the MOS Differential Pair Common-Mode Gain and CMRR Common-Mode Gain and Common-Rejection ratio (CMRR) In practice there is no ideal current source or symmetrical matching. Non-ideal current source: Assuming the current source have a finite output resistance R SS, and a small common-mode signal v icm is add on V CM. In the ideal case the drain voltage will not change or the common-mode gain is zero. since R SS is very large we can assume Q 1 and Q 2 are operate at a bias current of I/2. v icm = i v icm + 2iR SS and i = g m 1/g m + 2R SS The drain voltage since 2R SS 1/gm R D v o1 = v o2 = R D i = v icm 1/g m + 2R SS v o1 v icm = v o2 v icm R D 2R SS Chapter 2: Differential Amplifier (AAIT) Chapter Two April 4, / 29
23 Small-Signal Operation of the MOS Differential Pair Common-Mode Gain and CMRR Common-Mode Gain and Common-Rejection ratio (CMRR) v o1 and v o2 are corrupted by v icm,still common-mode signal is rejected v od = v o2 v o1 = 0 Effect of R D Mismatch:Assume Q 1 load is R D and Q 2 load is (R D + R D ). The drain voltage v o1 R D v icm and v o2 R D + R D 2R SS 2R SS Thus v od = v o2 v o1 = R D v icm 2R SS The common-mode gain A cm = v od v icm = R D 2R SS = ( RD 2R SS v icm ) ( ) RD Mismatch in the drain resistances causes the differential amplifier to have a finite common-mode gain. Chapter 2: Differential Amplifier (AAIT) Chapter Two April 4, / 29 R D
24 Small-Signal Operation of the MOS Differential Pair Common-Mode Gain and CMRR Common-Mode Gain and Common-Rejection ratio (CMRR) Common-mode rejection ratio (CMRR) CMMR = A d A cm CMMR for drain resistance mismatch of R D CMMR = 2g mr SS R D /R D For high CMMR R SS Effect of g m Mismatch: Assume g m1 = g m g m, g m2 = g m 1 2 g m from the figure on the next slide ( ) 1 i 1 g m1 = i 2 ( 1 g m2 ) ( and i 1 + i 2 = i g ) m2 g m1 Chapter 2: Differential Amplifier (AAIT) Chapter Two April 4, / 29
25 Small-Signal Operation of the MOS Differential Pair Common-Mode Gain and CMRR Common-Mode Gain and Common-Rejection ratio (CMRR) Chapter 2: Differential Amplifier (AAIT) Chapter Two April 4, / 29
26 Small-Signal Operation of the MOS Differential Pair Common-Mode Gain and CMRR Common-Mode Gain and Common-Rejection ratio (CMRR) ( v icm = i 1 /g m1 + (i 1 + i 2 )R SS = i 1 /g m1 + i g ) m2 R SS g m1 rearranging to expressi 1 and i 2 in terms of v icm g m1 v icm g m2 v icm i 1 = and i 2 = 1 + (g m1 + g m2 )R SS 1 + (g m1 + g m2 )R SS The differential output voltage v od = v o2 v o1 = i 2 R D + i 1 R D v od = The common-mode gain (g m1 g m2 )R D 1 + (g m1 + g m2 )R SS v icm = g mr D 1 + 2g m R SS v icm A v = The corresponding CMMR g mr D 1 + 2g m R SS ( RD 2R SS ) ( ) gm CMMR = (2g m R SS )/( g m g m ) Chapter 2: Differential Amplifier (AAIT) Chapter Two April 4, / 29 g m
27 Small-Signal Operation of the MOS Differential Pair Differential versus Single-Ended Output Differential versus Single-Ended Output Differential Output: It decreases the common-mode gain and increases the common-mode rejection ratio (CMRR) dramatically It increases the differential gain by a factor of 2 (6 db) because the output is the difference between two voltages of equal magnitude and opposite sign. Single-Ended Output: Needed to connect it to an off-chip load. Advantage of Differential Amplifier: The differential transmission of the signal on the chip also minimizes its susceptibility to corruption with noise and interference. Enables us to bias the amplifier and to couple amplifier stages together without the need for bypass and coupling capacitors. Chapter 2: Differential Amplifier (AAIT) Chapter Two April 4, / 29
28 Small-Signal Operation of the MOS Differential Pair Current Source, Biasing Techniques Current Source, Biasing Techniques The current source is implemented using a current mirror. Q 3 and Q 4 is the current mirror implementation. Chapter 2: Differential Amplifier (AAIT) Chapter Two April 4, / 29
29 Exercise Exercise The following questions in the text book are exercises to be done for the tutorial session Reading Assignment BJT Differential Amplifier Chapter 2: Differential Amplifier (AAIT) Chapter Two April 4, / 29
Chapter 8 Differential and Multistage Amplifiers
1 Chapter 8 Differential and Multistage Amplifiers Operational Amplifier Circuit Components 2 1. Ch 7: Current Mirrors and Biasing 2. Ch 9: Frequency Response 3. Ch 8: Active-Loaded Differential Pair 4.
More informationCHAPTER 8 DIFFERENTIAL AND MULTISTAGE AMPLIFIERS
CHAPTER 8 DIFFERENTIAL AND MULTISTAGE AMPLIFIERS Chapter Outline 8.1 The CMOS Differential Pair 8. Small-Signal Operations of the MOS Differential Pair 8.3 The BJT Differential Pair 8.4 Other Non-ideal
More informationElectronic Circuits EE359A
Electronic Circuits EE359A Bruce McNair B206 bmcnair@stevens.edu 201-216-5549 Lecture 12 1 MOSFET vs. BJT current-voltage characteristic 1.5 10 3 i C ( v) i D ( v) 1 10 3 500 0 2 4 6 8 10 v The drain current
More informationECE 546 Lecture 12 Integrated Circuits
ECE 546 Lecture 12 Integrated Circuits Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine 1 Integrated Circuits IC Requirements
More informationF9 Differential and Multistage Amplifiers
Lars Ohlsson 018-10-0 F9 Differential and Multistage Amplifiers Outline MOS differential pair Common mode signal operation Differential mode signal operation Large signal operation Small signal operation
More informationINTRODUCTION TO ELECTRONICS EHB 222E
INTRODUCTION TO ELECTRONICS EHB 222E MOS Field Effect Transistors (MOSFETS II) MOSFETS 1/ INTRODUCTION TO ELECTRONICS 1 MOSFETS Amplifiers Cut off when v GS < V t v DS decreases starting point A, once
More informationECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers
ECE 442 Solid State Devices & Circuits 15. Differential Amplifiers Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 442 Jose Schutt Aine 1 Background
More informationECEN 474/704 Lab 6: Differential Pairs
ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers
More informationEE105 Fall 2015 Microelectronic Devices and Circuits Multi-Stage Amplifiers. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)
EE105 Fall 2015 Microelectronic Devices and Circuits Multi-Stage Amplifiers Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) Differential & Common Mode Signals Why Differential? Differential
More informationThe Differential Amplifier. BJT Differential Pair
1 The Differential Amplifier Asst. Prof. MONTREE SRPRUCHYANUN, D. Eng. Dept. of Teacher Training in Electrical Engineering, Faculty of Technical Education King Mongkut s nstitute of Technology North Bangkok
More informationChapter 7 Building Blocks of Integrated Circuit Amplifiers: Part D: Advanced Current Mirrors
1 Chapter 7 Building Blocks of Integrated Circuit Amplifiers: Part D: Advanced Current Mirrors Current Mirror Example 2 Two Stage Op Amp (MOSFET) Current Mirror Example Three Stage 741 Opamp (BJT) 3 4
More informationChapter 12 Opertational Amplifier Circuits
1 Chapter 12 Opertational Amplifier Circuits Learning Objectives 1) The design and analysis of the two basic CMOS op-amp architectures: the two-stage circuit and the single-stage, folded cascode circuit.
More informationChapter 4: Differential Amplifiers
Chapter 4: Differential Amplifiers 4.1 Single-Ended and Differential Operation 4.2 Basic Differential Pair 4.3 Common-Mode Response 4.4 Differential Pair with MOS Loads 4.5 Gilbert Cell Single-Ended and
More informationApplied Electronics II
Applied Electronics II Chapter 3: Operational Amplifier Part 1- Op Amp Basics School of Electrical and Computer Engineering Addis Ababa Institute of Technology Addis Ababa University Daniel D./Getachew
More informationChapter 15 Goals. ac-coupled Amplifiers Example of a Three-Stage Amplifier
Chapter 15 Goals ac-coupled multistage amplifiers including voltage gain, input and output resistances, and small-signal limitations. dc-coupled multistage amplifiers. Darlington configuration and cascode
More informationEE 140 / EE 240A ANALOG INTEGRATED CIRCUITS FALL 2015 C. Nguyen PROBLEM SET #7
Issued: Friday, Oct. 16, 2015 PROBLEM SET #7 Due (at 8 a.m.): Monday, Oct. 26, 2015, in the EE 140/240A HW box near 125 Cory. 1. A design error has resulted in a mismatch in the circuit of Fig. PS7-1.
More informationAnalog Integrated Circuit Design Exercise 1
Analog Integrated Circuit Design Exercise 1 Integrated Electronic Systems Lab Prof. Dr.-Ing. Klaus Hofmann M.Sc. Katrin Hirmer, M.Sc. Sreekesh Lakshminarayanan Status: 21.10.2015 Pre-Assignments The lecture
More informationMicroelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits
Microelectronic Circuits II Ch 0 : Operational-Amplifier Circuits 0. The Two-stage CMOS Op Amp 0.2 The Folded-Cascode CMOS Op Amp CNU EE 0.- Operational-Amplifier Introduction - Analog ICs : operational
More informationGechstudentszone.wordpress.com
UNIT 4: Small Signal Analysis of Amplifiers 4.1 Basic FET Amplifiers In the last chapter, we described the operation of the FET, in particular the MOSFET, and analyzed and designed the dc response of circuits
More informationChapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier
Chapter 5 Operational Amplifiers and Source Followers 5.1 Operational Amplifier In single ended operation the output is measured with respect to a fixed potential, usually ground, whereas in double-ended
More informationHomework Assignment 06
Homework Assignment 06 Question 1 (Short Takes) One point each unless otherwise indicated. 1. Consider the current mirror below, and neglect base currents. What is? Answer: 2. In the current mirrors below,
More informationElectronics Prof. D. C. Dube Department of Physics Indian Institute of Technology, Delhi
Electronics Prof. D. C. Dube Department of Physics Indian Institute of Technology, Delhi Module No # 05 FETS and MOSFETS Lecture No # 06 FET/MOSFET Amplifiers and their Analysis In the previous lecture
More informationSolid State Devices & Circuits. 18. Advanced Techniques
ECE 442 Solid State Devices & Circuits 18. Advanced Techniques Jose E. Schutt-Aine Electrical l&c Computer Engineering i University of Illinois jschutt@emlab.uiuc.edu 1 Darlington Configuration - Popular
More informationBuilding Blocks of Integrated-Circuit Amplifiers
CHAPTER 7 Building Blocks of Integrated-Circuit Amplifiers Introduction 7. 493 IC Design Philosophy 7. The Basic Gain Cell 494 495 7.3 The Cascode Amplifier 506 7.4 IC Biasing Current Sources, Current
More informationLecture 030 ECE4430 Review III (1/9/04) Page 030-1
Lecture 030 ECE4430 Review III (1/9/04) Page 0301 LECTURE 030 ECE 4430 REVIEW III (READING: GHLM Chaps. 3 and 4) Objective The objective of this presentation is: 1.) Identify the prerequisite material
More informationCourse Outline. 4. Chapter 5: MOS Field Effect Transistors (MOSFET) 5. Chapter 6: Bipolar Junction Transistors (BJT)
Course Outline 1. Chapter 1: Signals and Amplifiers 1 2. Chapter 3: Semiconductors 3. Chapter 4: Diodes 4. Chapter 5: MOS Field Effect Transistors (MOSFET) 5. Chapter 6: Bipolar Junction Transistors (BJT)
More informationDifferential Amplifiers/Demo
Differential Amplifiers/Demo Motivation and Introduction The differential amplifier is among the most important circuit inventions, dating back to the vacuum tube era. Offering many useful properties,
More informationBJT Amplifier. Superposition principle (linear amplifier)
BJT Amplifier Two types analysis DC analysis Applied DC voltage source AC analysis Time varying signal source Superposition principle (linear amplifier) The response of a linear amplifier circuit excited
More informationImproving Amplifier Voltage Gain
15.1 Multistage ac-coupled Amplifiers 1077 TABLE 15.3 Three-Stage Amplifier Summary HAND ANALYSIS SPICE RESULTS Voltage gain 998 1010 Input signal range 92.7 V Input resistance 1 M 1M Output resistance
More informationBasic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati
Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati Module: 3 Field Effect Transistors Lecture-3 MOSFET UNDER
More informationChapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers
Chapter 4 CMOS Cascode Amplifiers 4.1 Introduction A single stage CMOS amplifier cannot give desired dc voltage gain, output resistance and transconductance. The voltage gain can be made to attain higher
More informationEE105 Fall 2015 Microelectronic Devices and Circuits
EE105 Fall 2015 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 11-1 Transistor Operating Mode in Amplifiers Transistors are biased in flat part of
More informationIntegrated Circuit Amplifiers. Comparison of MOSFETs and BJTs
Integrated Circuit Amplifiers Comparison of MOSFETs and BJTs 17 Typical CMOS Device Parameters 0.8 µm 0.25 µm 0.13 µm Parameter NMOS PMOS NMOS PMOS NMOS PMOS t ox (nm) 15 15 6 6 2.7 2.7 C ox (ff/µm 2 )
More informationOperational Amplifiers
CHAPTER 9 Operational Amplifiers Analog IC Analysis and Design 9- Chih-Cheng Hsieh Outline. General Consideration. One-Stage Op Amps / Two-Stage Op Amps 3. Gain Boosting 4. Common-Mode Feedback 5. Input
More informationMOSFET Amplifier Biasing
MOSFET Amplifier Biasing Chris Winstead April 6, 2015 Standard Passive Biasing: Two Supplies V D V S R G I D V SS To analyze the DC behavior of this biasing circuit, it is most convenient to use the following
More informationObjectives The purpose of this lab is build and analyze Differential amplifiers based on NMOS transistors (or NPN transistors).
1 Lab 03: Differential Amplifiers (MOSFET) (20 points) NOTE: 1) Please use the basic current mirror from Lab01 for the second part of the lab (Fig. 3). 2) You can use the same chip as the basic current
More informationUnit III FET and its Applications. 2 Marks Questions and Answers
Unit III FET and its Applications 2 Marks Questions and Answers 1. Why do you call FET as field effect transistor? The name field effect is derived from the fact that the current is controlled by an electric
More informationLECTURE 19 DIFFERENTIAL AMPLIFIER
Lecture 19 Differential Amplifier (6/4/14) Page 191 LECTURE 19 DIFFERENTIAL AMPLIFIER LECTURE ORGANIZATION Outline Characterization of a differential amplifier Differential amplifier with a current mirror
More informationSingle-Stage Integrated- Circuit Amplifiers
Single-Stage Integrated- Circuit Amplifiers Outline Comparison between the MOS and the BJT From discrete circuit to integrated circuit - Philosophy, Biasing, etc. Frequency response The Common-Source and
More informationCOMPARISON OF THE MOSFET AND THE BJT:
COMPARISON OF THE MOSFET AND THE BJT: In this section we present a comparison of the characteristics of the two major electronic devices: the MOSFET and the BJT. To facilitate this comparison, typical
More informationEECS3611 Analog Integrated Circuit Design. Lecture 3. Current Source and Current Mirror
EECS3611 Analog ntegrated Circuit Design Lecture 3 Current Source and Current Mirror ntroduction Before any device can be used in any application, it has to be properly biased so that small signal AC parameters
More informationDifferential Amplifiers. EE105 - Spring 2007 Microelectronic Devices and Circuits. Audio Amplifier Example. Small-Signal Model for Bipolar Transistor
EE105 - Spring 007 Microelectronic Devices and Circuits Lecture 8 Differential Amplifiers Differential Amplifiers General Considerations MOS Differential Pair Cascode Differential Amplifiers Common-Mode
More informationLecture-45. MOS Field-Effect-Transistors Threshold voltage
Lecture-45 MOS Field-Effect-Transistors 7.4. Threshold voltage In this section we summarize the calculation of the threshold voltage and discuss the dependence of the threshold voltage on the bias applied
More information55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point.
Exam 3 Name: Score /65 Question 1 Unless stated otherwise, each question below is 1 point. 1. An engineer designs a class-ab amplifier to deliver 2 W (sinusoidal) signal power to an resistive load. Ignoring
More information4. Differential Amplifiers. Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory
4. Differential Amplifiers Electronic Circuits Prof. Dr. Qiuting Huang Integrated Systems Laboratory Differential Signaling Basics and Motivation Transmitting information with two complementary signals
More informationLecture 26 Differential Amplifiers (I) DIFFERENTIAL AMPLIFIERS
Lecture 6 Differential Amplifiers (I) DIFFERENTIAL AMPLIFIERS Outline 1. Introduction. Incremental analysis of differential amplifier 3. Common-source differential amplifier Reading Assignment: Howe and
More informationBasic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati
Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati Module: 3 Field Effect Transistors Lecture-8 Junction Field
More informationField-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;
Chapter 3 Field-Effect Transistors (FETs) 3.1 Introduction Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; The concept has been known
More informationAnalog Integrated Circuits. Lecture 4: Differential Amplifiers
Analog Integrated Circuits Lecture 4: Differential Amplifiers ELC 601 Fall 2013 Dr. Ahmed Nader Dr. Mohamed M. Aboudina anader@ieee.org maboudina@gmail.com Department of Electronics and Communications
More informationENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration)
Revised 2/16/2007 ENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration) *NOTE: The text mentioned below refers to the Sedra/Smith, 5th edition.
More informationDesign and Analysis of High Gain Differential Amplifier Using Various Topologies
Design and Analysis of High Gain Amplifier Using Various Topologies SAMARLA.SHILPA 1, J SRILATHA 2 1Assistant Professor, Dept of Electronics and Communication Engineering, NNRG, Ghatkesar, Hyderabad, India.
More informationSKEL 4283 Analog CMOS IC Design Current Mirrors
SKEL 4283 Analog CMOS IC Design Current Mirrors Dr. Nasir Shaikh Husin Faculty of Electrical Engineering Universiti Teknologi Malaysia Current Mirrors 1 Objectives Introduce and characterize the current
More informationUniversity of Pittsburgh
University of Pittsburgh Experiment #4 Lab Report MOSFET Amplifiers and Current Mirrors Submission Date: 07/03/2018 Instructors: Dr. Ahmed Dallal Shangqian Gao Submitted By: Nick Haver & Alex Williams
More informationSAMPLE FINAL EXAMINATION FALL TERM
ENGINEERING SCIENCES 154 ELECTRONIC DEVICES AND CIRCUITS SAMPLE FINAL EXAMINATION FALL TERM 2001-2002 NAME Some Possible Solutions a. Please answer all of the questions in the spaces provided. If you need
More informationIntroduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)
Microelectronic Circuits Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Slide 1 MOSFET Construction MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Slide 2
More informationBuilding Blocks of Integrated-Circuit Amplifiers
Building Blocks of ntegrated-circuit Amplifiers 1 The Basic Gain Cell CS and CE Amplifiers with Current Source Loads Current-source- or active-loaded CS amplifier Rin A o R A o g r r o g r 0 m o m o Current-source-
More informationD n ox GS THN DS GS THN DS GS THN. D n ox GS THN DS GS THN DS GS THN
Name: EXAM #3 Closed book, closed notes. Calculators may be used for numeric computations only. All work is to be your own - show your work for maximum partial credit. Data: Use the following data in all
More informationObjectives The purpose of this lab is build and analyze Differential amplifier based on NPN transistors.
1 Lab 03: Differential Amplifier Total 30 points: 20 points for lab, 5 points for well-organized report, 5 points for immaculate circuit on breadboard NOTES: 1) Please use the basic current mirror from
More informationChapter 11. Differential Amplifier Circuits
Chapter 11 Differential Amplifier Circuits 11.0 ntroduction Differential amplifier or diff-amp is a multi-transistor amplifier. t is the fundamental building block of analog circuit. t is virtually formed
More informationC H A P T E R 5. Amplifier Design
C H A P T E 5 Amplifier Design The Common-Source Amplifier v 0 = r ( g mvgs )( D 0 ) A v0 = g m r ( D 0 ) Performing the analysis directly on the circuit diagram with the MOSFET model used implicitly.
More information2.5 V, k' n. W/L = 3 maa^2, V tn. and V as. = 0, find v s. = +1 V. (d) Repeat (b) for v c u. = -1 V. (e) What is the highest value of v CM
774 CHAPTER 7 DIFFERENTIAL AND MULTISTAGE AMPLIFIERS PROBLEMS 775 S With the two input terminals connected to a suitable dc voltage V cu, the bias current 7 of a perfectly symmetrical differential pair
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage
More informationEE301 Electronics I , Fall
EE301 Electronics I 2018-2019, Fall 1. Introduction to Microelectronics (1 Week/3 Hrs.) Introduction, Historical Background, Basic Consepts 2. Rewiev of Semiconductors (1 Week/3 Hrs.) Semiconductor materials
More informationQUESTION BANK for Analog Electronics 4EC111 *
OpenStax-CNX module: m54983 1 QUESTION BANK for Analog Electronics 4EC111 * Bijay_Kumar Sharma This work is produced by OpenStax-CNX and licensed under the Creative Commons Attribution License 4.0 Abstract
More informationDigital Electronics. Assign 1 and 0 to a range of voltage (or current), with a separation that minimizes a transition region. Positive Logic.
Digital Electronics Assign 1 and 0 to a range of voltage (or current), with a separation that minimizes a transition region Positive Logic Logic 1 Negative Logic Logic 0 Voltage Transition Region Transition
More information55:041 Electronic Circuits
55:041 Electronic Circuits MOSFETs Sections of Chapter 3 &4 A. Kruger MOSFETs, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width = 1 10-6 m or less Thickness = 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor
More informationUNIT I BIASING OF DISCRETE BJT AND MOSFET PART A
UNIT I BIASING OF DISCRETE BJT AND MOSFET PART A 1. Why do we choose Q point at the center of the load line? 2. Name the two techniques used in the stability of the q point.explain. 3. Give the expression
More informationChapter 13: Introduction to Switched- Capacitor Circuits
Chapter 13: Introduction to Switched- Capacitor Circuits 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4 Switched-Capacitor Integrator 13.5 Switched-Capacitor
More informationSummary of Lecture Notes on Metal-Oxide-Semiconductor, Field-Effect Transistors (MOSFETs)
Mani Vaidyanathan 1 Summary of Lecture Notes on Metal-Oxide-Semiconductor, Field-Effect Transistors (MOSFETs) Introduction 1. We began by asking, Why study MOSFETs? The answer is, Because MOSFETs are the
More informationECE315 / ECE515 Lecture 9 Date:
Lecture 9 Date: 03.09.2015 Biasing in MOS Amplifier Circuits Biasing using Single Power Supply The general form of a single-supply MOSFET amplifier biasing circuit is: We typically attempt to satisfy three
More informationElectronic Devices. Floyd. Chapter 9. Ninth Edition. Electronic Devices, 9th edition Thomas L. Floyd
Electronic Devices Ninth Edition Floyd Chapter 9 The Common-Source Amplifier In a CS amplifier, the input signal is applied to the gate and the output signal is taken from the drain. The amplifier has
More informationLOW VOLTAGE ANALOG IC DESIGN PROJECT 1. CONSTANT Gm RAIL TO RAIL INPUT STAGE DESIGN. Prof. Dr. Ali ZEKĐ. Umut YILMAZER
LOW VOLTAGE ANALOG IC DESIGN PROJECT 1 CONSTANT Gm RAIL TO RAIL INPUT STAGE DESIGN Prof. Dr. Ali ZEKĐ Umut YILMAZER 1 1. Introduction In this project, two constant Gm input stages are designed. First circuit
More information55:041 Electronic Circuits
55:041 Electronic Circuits Mosfet Review Sections of Chapter 3 &4 A. Kruger Mosfet Review, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width 1 10-6 m or less Thickness 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor
More informationRadivoje Đurić, 2015, Analogna Integrisana Kola 1
Low power OTA 1 Two-Stage, Miller Op Amp Operating in Weak Inversion Low frequency response: gm1 gm6 Av 0 g g g g A v 0 ds2 ds4 ds6 ds7 I D m, ds D nvt g g I n GB and SR: GB 1 1 n 1 2 4 6 6 7 g 2 2 m1
More informationDesign cycle for MEMS
Design cycle for MEMS Design cycle for ICs IC Process Selection nmos CMOS BiCMOS ECL for logic for I/O and driver circuit for critical high speed parts of the system The Real Estate of a Wafer MOS Transistor
More informationCurrent Mirrors. Current Source and Sink, Small Signal and Large Signal Analysis of MOS. Knowledge of Various kinds of Current Mirrors
Motivation Current Mirrors Current sources have many important applications in analog design. For example, some digital-to-analog converters employ an array of current sources to produce an analog output
More informationECE 3110: Midterm I Review GAMESHOW!!!
October 2, 2008 Gameshow Rules Divide into two teams (down the middle). Each question is assigned a point value. First person to put their hand up gets the first shot at answering the question, if they
More informationMetal-Oxide-Silicon (MOS) devices PMOS. n-type
Metal-Oxide-Silicon (MOS devices Principle of MOS Field Effect Transistor transistor operation Metal (poly gate on oxide between source and drain Source and drain implants of opposite type to substrate.
More information6. Field-Effect Transistor
6. Outline: Introduction to three types of FET: JFET MOSFET & CMOS MESFET Constructions, Characteristics & Transfer curves of: JFET & MOSFET Introduction The field-effect transistor (FET) is a threeterminal
More informationChapter 10 Differential Amplifiers
Chapter 10 Differential Amplifiers 10.1 General Considerations 10.2 Bipolar Differential Pair 10.3 MOS Differential Pair 10.4 Cascode Differential Amplifiers 10.5 Common-Mode Rejection 10.6 Differential
More informationMicroelectronics Exercises of Topic 5 ICT Systems Engineering EPSEM - UPC
Microelectronics Exercises of Topic 5 ICT Systems Engineering EPSEM - UPC F. Xavier Moncunill Autumn 2018 5 Analog integrated circuits Exercise 5.1 This problem aims to follow the steps in the design of
More informationDepletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET
Ch. 13 MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor : I D D-mode E-mode V g The gate oxide is made of dielectric SiO 2 with e = 3.9 Depletion-mode operation ( 공핍형 ): Using an input gate voltage
More informationCOLLECTOR DRAIN BASE GATE EMITTER. Applying a voltage to the Gate connection allows current to flow between the Drain and Source connections.
MOSFETS Although the base current in a transistor is usually small (< 0.1 ma), some input devices (e.g. a crystal microphone) may be limited in their output. In order to overcome this, a Field Effect Transistor
More informationRadivoje Đurić, 2015, Analogna Integrisana Kola 1
OTA-output buffer 1 According to the types of loads, the driving capability of the output stages differs. For switched capacitor circuits which have high impedance capacitive loads, class A output stage
More informationES 330 Electronics II Homework # 2 (Fall 2016 Due Wednesday, September 7, 2016)
Page1 Name ES 330 Electronics II Homework # 2 (Fall 2016 Due Wednesday, September 7, 2016) Problem 1 (15 points) You are given an NMOS amplifier with drain load resistor R D = 20 k. The DC voltage (V RD
More informationMOSFET Amplifier Configuration. MOSFET Amplifier Configuration
MOSFET Amplifier Configuration Single stage The signal is fed to the amplifier represented as sig with an internal resistance sig. MOSFET is represented by its small signal model. Generally interested
More information12/01/2009. Practice with past exams
EE40 Final Exam Review Prof. Nathan Cheung 12/01/2009 Practice with past exams http://hkn.eecs.berkeley.edu/exam/list/?examcourse=ee%2040 Slide 1 Overview of Course Circuit components: R, C, L, sources
More information444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407
Index A Accuracy active resistor structures, 46, 323, 328, 329, 341, 344, 360 computational circuits, 171 differential amplifiers, 30, 31 exponential circuits, 285, 291, 292 multifunctional structures,
More informationMicroelectronic Circuits
SECOND EDITION ISHBWHBI \ ' -' Microelectronic Circuits Adel S. Sedra University of Toronto Kenneth С Smith University of Toronto HOLT, RINEHART AND WINSTON HOLT, RINEHART AND WINSTON, INC. New York Chicago
More informationExperiment #7 MOSFET Dynamic Circuits II
Experiment #7 MOSFET Dynamic Circuits II Jonathan Roderick Introduction The previous experiment introduced the canonic cells for MOSFETs. The small signal model was presented and was used to discuss the
More informationLecture 300 Low Voltage Op Amps (3/28/10) Page 300-1
Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1 LECTURE 300 LOW VOLTAGE OP AMPS LECTURE ORGANIZATION Outline Introduction Low voltage input stages Low voltage gain stages Low voltage bias circuits
More informationEIE209 Basic Electronics. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: T ransistor devices
EIE209 Basic Electronics Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Three-terminal device whose voltage-current relationship is controlled by a third voltage
More informationChapter 4 Single-stage MOS amplifiers
Chapter 4 Single-stage MOS amplifiers ELEC-H402/CH4: Single-stage MOS amplifiers 1 Single-stage MOS amplifiers NMOS as an amplifier: example of common-source circuit NMOS amplifier example Introduction
More informationCurrent Mirrors & Current steering Circuits:
Current Mirrors & Current steering Circuits: MOS Current Steering Circuits: Once a constant current is generated, it can be replicated to provide DC bias currents for the various amplifier stages in the
More informationHomework Assignment 07
Homework Assignment 07 Question 1 (Short Takes). 2 points each unless otherwise noted. 1. A single-pole op-amp has an open-loop low-frequency gain of A = 10 5 and an open loop, 3-dB frequency of 4 Hz.
More informationDifference between BJTs and FETs. Junction Field Effect Transistors (JFET)
Difference between BJTs and FETs Transistors can be categorized according to their structure, and two of the more commonly known transistor structures, are the BJT and FET. The comparison between BJTs
More informationMOSFET Amplifier Design
MOSFET Amplifier Design Introduction In this lab, you will design a basic 2-stage amplifier using the same 4007 chip as in lab 2. As a reminder, the PSpice model parameters are: NMOS: LEVEL=1, VTO=1.4,
More informationECE315 / ECE515 Lecture 7 Date:
Lecture 7 ate: 01.09.2016 CG Amplifier Examples Biasing in MOS Amplifier Circuits Common Gate (CG) Amplifier CG Amplifier- nput is applied at the Source and the output is sensed at the rain. The Gate terminal
More informationF7 Transistor Amplifiers
Lars Ohlsson 2018-09-25 F7 Transistor Amplifiers Outline Transfer characteristics Small signal operation and models Basic configurations Common source (CS) CS/CE w/ source/ emitter degeneration resistance
More informationPhysics 364, Fall 2012, reading due your answers to by 11pm on Thursday
Physics 364, Fall 2012, reading due 2012-10-25. Email your answers to ashmansk@hep.upenn.edu by 11pm on Thursday Course materials and schedule are at http://positron.hep.upenn.edu/p364 Assignment: (a)
More information