LECTURE 19 DIFFERENTIAL AMPLIFIER
|
|
- Silvia O’Connor’
- 5 years ago
- Views:
Transcription
1 Lecture 19 Differential Amplifier (6/4/14) Page 191 LECTURE 19 DIFFERENTIAL AMPLIFIER LECTURE ORGANIZATION Outline Characterization of a differential amplifier Differential amplifier with a current mirror load Differential amplifier with MOS diode loads An intuitive method of small signal analysis Large signal performance of differential amplifiers Differential amplifiers with current source loads Design of differential amplifiers Summary CMOS Analog Circuit Design, 3 rd Edition Reference Pages 19817
2 Lecture 19 Differential Amplifier (6/4/14) Page 19 CHARACTERIZATION OF A DIFFERENTIAL AMPLIFIER What is a Differential Amplifier? A differential amplifier is an amplifier that amplifies the difference between two voltages and rejects the average or common mode value of the two voltages. Differential and common mode voltages: v 1 and v are called singleended voltages. They are voltages referenced to ac ground. The differentialmode input voltage, v ID, is the voltage difference between v 1 and v. The commonmode input voltage, v IC, is the average value of v 1 and v. v ID = v 1 v and v IC = v 1v v 1 = v IC 0.5v ID and v = v IC 0.5v ID v OUT = A VD v ID ± A VC v IC = A VD (v 1 v ) ± A VC v 1 v where A VD = differentialmode voltage gain A VC = commonmode voltage gain
3 Lecture 19 Differential Amplifier (6/4/14) Page 193 Differential Amplifier Definitions Common mode rejection rato (CMRR) CMRR = A VD A VC CMRR is a measure of how well the differential amplifier rejects the commonmode input voltage in favor of the differentialinput voltage. Input commonmode range (ICMR) The input commonmode range is the range of commonmode voltages over which the differential amplifier continues to sense and amplify the difference signal with the same gain. Typically, the ICMR is defined by the commonmode voltage range over which all MOSFETs remain in the saturation region. Output offset voltage (V OS (out)) The output offset voltage is the voltage which appears at the output of the differential amplifier when the input terminals are connected together. Input offset voltage (V OS (in) = V OS ) The input offset voltage is equal to the output offset voltage divided by the differential voltage gain. V OS = V OS(out) A VD
4 Lecture 19 Differential Amplifier (6/4/14) Page 194 Transconductance Characteristic of the Differential Amplifier Consider the following nchannel differential amplifier (called a sourcecoupled pair). Where should bulk be connected? Consider a pwell, CMOS technology: D1 G1 S1 S G D n n p n n n pwell nsubstrate 1.) Bulks connected to the sources: No modulation of V T but large common mode parasitic capacitance..) Bulks connected to ground: Smaller common mode parasitic capacitors, but modulation of V T. What are the implications of a large common mode capacitance? v IN R 0V R Little charging of capacitance Fig I Bias v IN v ID v G1 i D1 I SS i D M v GS1 v GS V Bulk Large charging of capacitance v G Fig. 5.
5 Lecture 19 Differential Amplifier (6/4/14) Page 195 Transconductance Characteristic of the Differential Amplifier Continued Defining equations: v ID = v GS1 v GS = Solution: v ID I SS i D1 i D i I SS I D1 = SS v 4 ID 4I SS 1/ which are valid for v ID (I SS /) 1/. Illustration of the result:.0 and I SS = i D1 i D v ID I SS and i I SS I D = SS i D /I SS 1.0 v 4 ID 4I SS Differentiating i D1 (or i D ) with respect to v ID and setting V ID =0V gives i D1 i D v ID 1/ i D v ID (I SS /ß)0.5 i D M v GS1 v GS I SS Fig. 5.4 gm = di D1 dv ID (V ID = 0) = I SS 4 = K'1I SS W1 4L1 (half the g m of an inverting amplifier)
6 Lecture 19 Differential Amplifier (6/4/14) Page 196 DIFFERENTIAL AMPLIFIER WITH A CURRENT MIRROR LOAD Voltage Transfer Characteristic of the Differential Amplifier In order to obtain the voltage transfer characteristic, a load for the differential amplifier must be defined. We will select a current mirror load as illustrated below. Note that output signal to ground is equivalent to the differential output signal due to the current mirror. The shortcircuit, transconductance is given as g m = di OUT dv ID (V ID = 0) = I SS = v G1 v GS1 mm 1mm mm 1mm V Bias i D3 i D1 mm 1mm K' 1 I SS W 1 L 1 mm 1mm I SS M5 M mm 1mm i D4 i D v GS i OUT v G v OUT Fig. 5.5
7 Lecture 19 Differential Amplifier (6/4/14) Page 197 Voltage Transfer Function of the Differential Amplifer with a Current Mirror Load Regions of operation of the transistors: M is saturated when, v DS v GS V TN v OUT V S1 V IC 0.5v ID V S1 V TN v OUT V IC V TN where we have assumed that the region of transition for M is close to v ID = 0V. is saturated when, v SD4 v SG4 V TP v OUT V SG4 V TP v OUT V SG4 V TP The regions of operations shown on the voltage transfer function assume I SS = 100µA. Note: V SG4 = V TP = 1 VTP vout = 4V
8 Lecture 19 Differential Amplifier (6/4/14) Page 198 Input Common Mode Range (ICMR) ICMR is found by setting v ID = 0 and varying v IC until one of the transistors leaves the saturation. Highest Common Mode Voltage Path from G1 through and to : V IC (max) =V G1 (max) =V G (max) = V SG3 V DS1 (sat) V GS1 or V IC (max) = V SG3 V TN1 Path from G through M and to : V IC (max) = V SD4 (sat) V DS (sat) V GS = V SD4 (sat) V TN v G1 v GS1 mm 1mm mm 1mm V Bias i D3 i D1 mm 1mm mm 1mm I SS M5 M mm 1mm i D4 i D v GS i OUT v G v OUT Fig V IC (max) = V SG3 V TN1 Lowest Common Mode Voltage (Assume a V SS for generality) V IC (min) = V SS V DS5 (sat) V GS1 = V SS V DS5 (sat) V GS where we have assumed that V GS1 = V GS during changes in the input common mode voltage.
9 Lecture 19 Differential Amplifier (6/4/14) Page 199 SmallSignal Analysis of the DifferentialMode of the Diff. Amp A requirement for differentialmode operation is that the differential amplifier is balanced. VDD v id i D3 i D1 M i D4 i out i D v out G1 v g1 v id G v g C1 D1=G3=D3=G4 i 3 1 r ds5 i 3 gm1v gs1 g m v gs g m3 r ds3 S3 r ds1 C3 S1=S r ds D=D4 r ds4 S4 C v out V Bias M5 I SS Differential Transconductance: G1 v gs1 g m1 v gs1 i 3 C3 1 rds3 g m3 C1 g m v gs i 3 S1=S=S3=S4 Assume that the output of the differential amplifier is an ac short. v id G v gs D1=G3=D3=G4 i out = g m1g m3 r p1 1 g m3 r p1 v gs1 g m v gs g m1 v gs1 g m v gs = g md v id r ds1 where g m1 = g m = g md, r p1 = r ds1 r ds3 and i' out designates the output current into a short circuit. rds D=D4 r ds4 C i out ' v out Fig It can be shown that the current mirror causes this requirement to be invalid because the drain loads are not matched. However, we will continue to use the assumption regardless.
10 Lecture 19 Differential Amplifier (6/4/14) Page 1910 SmallSignal Analysis of the DifferentialMode of the Diff. Amplifier Continued Output Resistance: 1 r out = g ds g = r ds r ds4 ds4 Differential Voltage Gain: A v out g md v = = v id g ds g ds4 If we assume that all transistors are in saturation and replace the small signal parameters of g m and r ds in terms of their largesignal model equivalents, we achieve Av v out (K' 1ISSW1/L1)1/ = vid = ( 4)(ISS/) = 4 K' 1W1 ISSL1 1/ 1 I SS Note that the smallsignal gain is inversely proportional to the square root of the bias current! Example: If W 1 /L 1 = µm/1µm and I SS = 50µA (10µA), then A v (nchannel) = 46.6V/V (104.3V/V) v out v in Weak Inversion A v (pchannel) = 31.4V/V (70.7V/V) 1 1 r out = g ds g = ds4 5µA 0.09V 1 = 0.444M (.M)» 1µA Strong Inversion log(i Bias )
11 Lecture 19 Differential Amplifier (6/4/14) Page 1911 Common Mode Analysis for the Current Mirror Load Differential Amplifier The current mirror load differential amplifier is not a good example for common mode analysis because the current mirror rejects the common mode signal. Therefore: Total common Common mode Common mode mode Output = output due to output due to due to v ic path M path The common mode output voltage should ideally be zero. Any voltage that exists at the output is due to mismatches in the gain between the two different paths.
12 Lecture 19 Differential Amplifier (6/4/14) Page 191 DIFFERENTIAL AMPLIFIER WITH MOS DIODE LOADS SmallSignal Analysis of the CommonMode of the Differential Amplifier The commonmode gain of the differential amplifier with a current mirror load is ideally zero. To illustrate the commonmode gain, we need a different type of load so we will consider the following: v o1 vo v o1 v o v o1 v o M v 1 M v M v id v id V Bias I SS M5 v ic I SS M5x 1 V Bias I SS v ic Differentialmode circuit DifferentialMode Analysis: General circuit Commonmode circuit v o1 v id g m1 g m3 and v o v id g m g m4 Note that these voltage gains are half of the active load inverter voltage gain.
13 Lecture 19 Differential Amplifier (6/4/14) Page 1913 SmallSignal Analysis of the CommonMode of the Differential Amplifier Cont d CommonMode Analysis: Assume that r ds1 is large and can be ignored (greatly simplifies the analysis). v gs1 = v g1 vs1 = v ic g m1 r ds5 v gs1 Solving for v gs1 gives v ic v gs1 r ds5 g m1 v gs1 r ds1 r ds3 1 g m3 v o1 Fig v gs1 = v ic 1 g m1 r ds5 The singleended output voltage, v o1, as a function of v ic can be written as v o1 v = g m1[r ds3 (1/g m3 )] ic 1 g m1 r ds5 CommonMode Rejection Ratio (CMRR): (g m1 /g m3 ) 1 g m1 r ds5 g ds5 g m3 CMRR = v o1/v id v o1 /v ic = g m1/g m3 g ds5 /g m3 = g m1 r ds5 How could you easily increase the CMRR of this differential amplifier?
14 Lecture 19 Differential Amplifier (6/4/14) Page 1914 Frequency Response of the Differential Amplifier Back to the current mirror load differential amplifier: C bd3 C gd1 v id Ignore the zeros that occur due to C gd1, C gd and C gd4. C 1 = C gd1 C bd1 C bd3 C gs3 C gs4, C = C bd C bd4 C gd C L and C 3 = C gd4 The poles are p 1 = g m3 /C 1 and p = (g ds g ds4 )/C. Since p 1 >> p, then we can write V out (s) M M5 V Bias VDD C gs3 C gs4 g m1 C bd4 C gd4 C bd1 C gd C bd C L v out G1 v gs1 v gs gm1v gs1 i 3 C3 1 C1 i 3 g ds g ds4 s [V gs1 (s) V gs (s)] where g ds g ds4 C The approximate frequency response of the differential amplifier reduces to V out (s) V id (s) g m1 g ds g ds4 s v id v id v gs1 G v gs gm1v gs1 D1=G3=D3=G4 gm3 gmv gs S1=S=S3=S4 i 3 1 i 3 gm3 gmv gs D=D4 rds rds4 rds rds4 C C v out v out
15 Lecture 19 Differential Amplifier (6/4/14) Page 1915 SMALL SIGNAL PERFORMANCE OF THE DIFFERENTIAL AMPLIFIER Simplification of Small Signal Analysis Small signal analysis is used so often in analog circuit design that it becomes desirable to find faster ways of performing this important analysis. Intuitive Analysis (or Schematic Analysis) Technique: 1.) Identify the transistor(s) that convert the input voltage to current (these transistors are called transconductance transistors)..) Trace the currents to where they flow into an equivalent resistance to ground. 3.) Multiply this resistance by the current to get the voltage at this node to ground. 4.) Repeat this process until the output is reached. Simple Example: R 1 g m1 v in v o1 gm v o1 M v out v in R Fig. 5.10C v o1 = (g m1 v in ) R 1 v out = (g m v o1 )R v out = (g m1 R 1 g m R )v in
16 Lecture 19 Differential Amplifier (6/4/14) Page 1916 Intuitive Analysis of the CurrentMirror Load Differential Amplifier 1.) i 1 = 0.5g m1 v id and i = 0.5g m v id.) i 3 = i 1 = 0.5g m1 v id 3.) i 4 = i 3 = 0.5g m1 v id 4.) The shortcircuit output current is i 4 i = 0.5g m1 v id 0.5g m v id = g m1 v id 4.) The resistance at the output node, r out, is r ds r ds4 or 1 g ds g ds4 5.) v out = (0.5g m1 v id 0.5g m v id )r out v id V Bias g m1 v id g m1 v id M5 VDD g m1 v id g m v id v id M r out v id v out = g m1 v in g ds g ds4 = g m v in g ds g ds4 v out v in = g m1 g ds g ds4
17 Lecture 19 Differential Amplifier (6/4/14) Page 1917 Some Concepts to Help Extend the Intuitive Method of SmallSignal Analysis 1.) Approximate the output resistance of any cascode circuit as R out (g m r ds )r ds1 where is a transistor cascoded by M..) If there is a resistance, R, in series with the source of the transconductance transistor, let the effective transconductance be g m g m(eff) = 1g m R Proof: v in g m (eff)v in V Bias M g m (eff)v in M v in r ds1 v gs v in r ds1 g m v gs Smallsignal model i out Fig. 5.11A v gs = v g v s = v in (g m r ds1 )v gs v gs = v in 1g m r ds1
18 Lecture 19 Differential Amplifier (6/4/14) Page 1918 Thus, i out = g m v in 1g m r ds1 = g m (eff) v in
19 Lecture 19 Differential Amplifier (6/4/14) Page 1919 Noise Analysis of the Differential Amplifier V Bias M5 M5 V Bias M5 e n1 * M * i to e n3 e n4 e n e eq * M v OUT * * V out Solve for the total outputnoise current to get, i to = g m1 e n1 g m e n g m3 e n3 g m4 e n4 Fig. 5.11C This outputnoise current can be expressed in terms of an equivalent input noise voltage, e eq, given as i to = g m1 e eq Equating the above two expressions for the total outputnoise current gives, e eq = e n1 e n g m3 g e n3 e n4 m1 1/f Noise (e n1 =e n and e n3 =e n4 ): Thermal Noise (e n1 =e n and e n3 =e n4 ): e eq (1/f) = B P fw 1 L 1 K N B N 1 K L 1 P B P L e 16kT eq (th) = 3 3[K' 1 (W/L) 1 I 1 ] 1/ W 3 L 1 K' 3 1 L 3 W 1 K' 1
20 Lecture 19 Differential Amplifier (6/4/14) Page 190 CMOS Input Offset Voltage Strong Inversion Circuit: R D1 RD I D1 I D VOUT V 1 V V GS1 V GS I SS Input Offset Voltage: V IO = V GS1 V GS = V T1 V T But I D1 R D1 = I D R D, therefore I D1 L1 K' W 1 L 1 V IO = V T I D R D I D W 1 K 1 R D1 K = V T where I D1 I D = I D and V T = V T1 V T. Assuming matched geometries, W 1 /L 1 = W /L = W/L, V IO = V T I D L R D 1 W K 1 R D1 K I D L K' W I D L 1 R D 1 W 1 K 1 R D1 K
21 Lecture 19 Differential Amplifier (6/4/14) Page 191 CMOS Input Offset Voltage Strong Inversion Define the following, R D1 = R 0.5R, R D = R 0.5R, K 1 = K 0.5K, and K = K 0.5K where R = 0.5(R D1 R D ), R = R D1 R D, K = 0.5(K 1 K ), and K = K 1 K. Substituting these relationships into the expression for V IO gives, I D L V IO = V T R 0.5R W (K 0.5K)(R 0.5R) 1 K 0.5K Factoring out R and K gives, I D L V IO = V T 1 0.5R/R KW (1 0.5K/K)(1 0.5R/R) K/K Approximating 1/(1 ± ) as 1 results in, V IO V T I D L KW (1 0.5R/R)(1 0.5K/K)(1 0.5R/R) 1 0.5K/K Finally, multiplying terms and ignoring higher order terms and letting x 0.5x gives, V IO V T 1 R R K K I D L KW = V T 1 R R K K (V GS V T )
22 Lecture 19 Differential Amplifier (6/4/14) Page 19 CMOS Input Offset Voltage Temperature Drift Strong Inversion Assumptions: Drain current is constant, R/R and K/K have very little temperature dependence. Therefore only V T and K will considered in the expression below V IO V T 1 R R K K I D L KW Assuming V T (T) = V T (T o ) (T T o ) and K(T) = kt 1.5, then we get, V T dt = d dt [V T1 (T T o ) V T (T T o )] = = and d dt I D L KW = I D L Therefore, dv IO dt = 3 4T R R K K Comments: KW 3 T.5 T 1.5 = 3 T I D L KW I D L KW = 3 4T R R K K (V GS V T ) = = 5µV/ C When the overdrive is large, the input offset voltage temperature drift will be larger Typical values of dv IO /dt are 110µV/ C CMOS Input Offset Voltage Temperature Drift Weak Inversion
23 Lecture 19 Differential Amplifier (6/4/14) Page 193 Repeating the previous analysis with the following model for the transistors gives, But i D1 R D1 = i D R D and W 1 /L 1 = W /L = W/L which gives, Define the following, W æ i D = I T1 L exp V V ö ç GS T è nv t ø æ V IO = V GS1 V GS = V T1 nv t ln i L ö æ ç D1 1 è I T1 W V T nv t ln i L ö æ ç D 1 ø è I T W = DV T nv t ln i L I W ö ç D1 1 T ø èi D L I T1 W 1 ø æ V IO = DV T ln R I ö ç D T è R D1 I T1 ø R D1 = R 0.5R, R D = R 0.5R, I T1 = I T 0.5I T, and I T = I T 0.5I T where R = 0.5(R D1 R D ), R = R D1 R D, I T = 0.5(I T1 I T ), and I T = I T1 I T. Substituting these relationships into the expression for V IO gives, æ V IO = DV T nv t ln (R 0.5DR)(I 0.5DI ) ö æ ç T T è(r 0.5DR)(I T 0.5DI T ) = DV T nv t ln (1 0.5DR R)(1 0.5DI I T T ) ö ç ø è(1 0.5DR R)(1 0.5DI T I T ) ø» DV T nv t ln é ë (1 0.5DR R) (1 0.5DI T I T ) ù û» DV T nv t lné1 DR R DI T I ù ë T û æ DR» DV T nv t R DI ö ç T è ø I T
24 Lecture 19 Differential Amplifier (6/4/14) Page 194 LARGE SIGNAL PERFORMANCE OF THE DIFFERENTIAL AMPLIFIER Linearization of the Transconductance Goal: I SS i out I SS i out v in Linearization v in I SS I SS Method (degeneration): i out i out v in V NBias1 R S R S M5 M or v in V NBias1 M5 R S M M
25 Lecture 19 Differential Amplifier (6/4/14) Page 195 Linearization with Active Devices i out i out v in V NBias1 M5x1/ V Bias M6 M M5x1/ or v in V NBias1 M5 M6 M7 M M6 M6 is in deep triode region M6 and M7 are in the triode region Note that these transconductors on this slide and the last can all have a varying transconductance by changing the value of I SS.
26 Lecture 19 Differential Amplifier (6/4/14) Page 196 Slew Rate of the Differential Amplifier Slew Rate (SR) = Maximum outputvoltage rate (either positive or negative) dv OUT It is caused by, i OUT = C L dt. When i OUT is a constant, the rate is a constant. Consider the following currentmirror load, differential amplifiers: v G1 v GS1 V Bias i D3 i D1 VDD I SS M5 Note that slew rate can only occur when the differential input signal is large enough to cause I SS (I DD ) to flow through only one of the differential input transistors. SR = I SS C L = I DD C L M i D4 i D v GS i OUT v G C L v OUT V Bias v G1 v SG1 If C L = 5pF and I SS = 10µA, the slew rate is SR = V/µs. (For the BJT differential amplifier slewing occurs at ±100mV whereas for the MOSFET differential amplifier it can be ±V or more.) i D1 i D3 M5 IDD M i D4 C L v SG i D i OUT v OUT v G Fig. 5.11B
27 Lecture 19 Differential Amplifier (6/4/14) Page 197 DIFFERENTIAL AMPLIFIERS WITH CURRENT SOURCE LOADS CurrentSource Load Differential Amplifier Gives a truly balanced differential amplifier. Also, the upper input commonmode range is extended. However, a problem occurs if I 1 I 3 or if I I 4. Current Current X1 M7 v 3 X1 I 3 I 4 X1 I Bias v 1 I 1 I X1 X1 M M6 M5 I 5 X1 X v4 Fig. 5.1 v I 3 I 1 I 3 I v DS1 V DS1 <V DS (sat) 0 0 V SD3 <V SD (sat) (a.) I1>I3. (b.) I3>I1. v DS1 Fig. 5.13
28 Lecture 19 Differential Amplifier (6/4/14) Page 198 A DifferentialOutput, DifferentialInput Amplifier Probably the best way to solve the current mismatch problem is through the use of commonmode feedback. Consider the following solution to the previous problem. MB I Bias V CM MC3 Commonmode feedback circuit I C3 MC1 MC5 MCA MC4 I C4 MCB v 3 I 3 I 4 v 1 M M5 v 4 Selfresistances of v Operation: V SS Fig Common mode output voltages are sensed at the gates of MCA and MCB and compared to V CM. The current in MC3 provides the negative feedback to drive the common mode output voltage to the desired level. With large values of output voltage, this common mode feedback scheme has flaws.
29 Lecture 19 Differential Amplifier (6/4/14) Page 199 CommonMode Stabilization of the Diff.Output, Diff.Input Amplifier Continued The following circuit avoids the large differential output signal swing problems. I Bias V CM MC3 Commonmode feedback circuit I C3 MC1 MC MC4 I C4 v 3 R C R CM I 3 I 4 v 1 M v 4 Selfresistances of v MB MC5 M5 V SS Fig Note that R C and R CM must not load the output of the differential amplifier. (We will examine more CM feedback schemes in Lecture 8.)
30 Lecture 19 Differential Amplifier (6/4/14) Page 1930 DESIGN OF DIFFERENTIAL AMPLIFIERS Design of a CMOS Differential Amplifier with a Current Mirror Load Design Considerations: Constraints Power supply Technology Temperature Relationships A v = g m1 R out 3dB = 1/R out C L Specifications Smallsignal gain Frequency response (C L ) ICMR Slew rate (C L ) Power dissipation V IC (max) = V SG3 V TN1 V IC (min) = V SS V DS5 (sat) V GS1 = V SS V DS5 (sat) V GS SR = I SS /C L vin M P diss = ( V SS )x(all dc currents flowing from or to V SS ) V Bias V SS I 5 M5 ALA0 C L v out
31 Lecture 19 Differential Amplifier (6/4/14) Page 1931 Design of a CMOS Differential Amplifier with a Current Mirror Load Continued Schematicwise, the design procedure is illustrated as shown: Procedure: 1.) Pick I SS to satisfy the slew rate knowing C L or the power dissipation.) Check to see if R out will satisfy the frequency response, if not change I SS or modify circuit 3.) Design W 3 /L 3 (W 4 /L 4 ) to satisfy the upper ICMR 4.) Design W 1 /L 1 (W /L ) to satisfy the gain 5.) Design W 5 /L 5 to satisfy the lower ICMR 6.) Iterate where necessary
32 Lecture 19 Differential Amplifier (6/4/14) Page 193 Example 191 Design of a MOS Differential Amp. with a Current Mirror Load Design the currents and W/L values of the current mirror load MOS differential amplifier to satisfy the following specifications: = V SS =.5V, SR 10V/µs (C L =5pF), f 3dB 100kHz (C L =5pF), a small signal gain of 100V/V, 1.5VICMRV and P diss mw. Use the parameters of K N =110µA/V, K P =50µA/V, V TN =0.7V, V TP =0.7V, N =0.04V1 and P =0.05V1. Solution 1.) To meet the slew rate, I SS 50µA. For maximum P diss, I SS 00µA..) f 3dB of 100kHz implies that R out 318k Therefore R out = 318k ( N P )I SS I SS 70µA Thus, pick I SS = 100µA 3.) V IC (max) = V SG3 V TN1 V =.5 V SG µA V SG3 = 1.V = 50µA/V(W 3 /L 3 ) 0.7 W 3 L 3 = W 4 L 4 = (0.5) = 8
33 Lecture 19 Differential Amplifier (6/4/14) Page 1933 Example 191 Continued g m1 4.) 100=g m1 R out = g ds g = ds4 110µA/V (W 1 /L 1 ) ( ) 50µA = 3.31 W 1 L 1 W 1 L 1 = W L = ) V IC (min) = V SS V DS5 (sat)v GS1 1.5 =.5V DS5 (sat) V DS5 (sat) = = µA 110µA/V(18.4) 0.7 W 5 L 5 = I SS K N V DS5 (sat) = We probably should increase W 1 /L 1 to reduce V GS1. If we choose W 1 /L 1 = 40, then VDS5(sat) = 0.149V and W 5 /L 5 = 41. (Larger than specified gain should be okay.)
34 Lecture 19 Differential Amplifier (6/4/14) Page 1934 SUMMARY Differential amplifiers are compatible with the matching properties of IC technology The differential amplifier has two modes of signal operation: Differential mode Common mode Differential amplifiers are excellent input stages for voltage amplifiers Differential amplifiers can have different loads including: Current mirrors MOS diodes Current sources/sinks Resistors The small signal performance of the differential amplifier is similar to the inverting amplifier in gain, output resistance and bandwidth The large signal performance includes slew rate and the linearization of the transconductance The design of CMOS analog circuits uses the relationships of the circuit to design the dc currents and the W/L ratios of each transistor
Chapter 5 Introduction (2/25/03) Page 5.0-1
Chapter 5 Introduction (/5/03) Page 5.0 CHAPTER 5 CMOS AMPLIFIERS Chapter Outline 5. Inverters 5. Differential Amplifiers 5.3 Cascode Amplifiers 5.4 Current Amplifiers 5.5 Output Amplifiers 5.6 HighGain
More informationCHAPTER 5 - CMOS AMPLIFIERS
CMOS Analog Circuit Design Page 5.0 Chapter Outline 5. Inverters 5. Differential Amplifiers 5.3 Cascode Amplifiers 5.4 Current Amplifiers 5.5 Output Amplifiers 5.6 HighGain Architectures Goal CHAPTER 5
More informationLecture 030 ECE4430 Review III (1/9/04) Page 030-1
Lecture 030 ECE4430 Review III (1/9/04) Page 0301 LECTURE 030 ECE 4430 REVIEW III (READING: GHLM Chaps. 3 and 4) Objective The objective of this presentation is: 1.) Identify the prerequisite material
More informationLecture 240 Cascode Op Amps (3/28/10) Page 240-1
Lecture 240 Cascode Op Amps (3/28/10) Page 2401 LECTURE 240 CASCODE OP AMPS LECTURE ORGANIZATION Outline Lecture Organization Single Stage Cascode Op Amps Two Stage Cascode Op Amps Summary CMOS Analog
More informationLecture 330 Low Power Op Amps (3/27/02) Page 330-1
Lecture 33 Low Power Op Amps (3/27/2) Page 33 LECTURE 33 LOW POWER OP AMPS (READING: AH 39342) Objective The objective of this presentation is:.) Examine op amps that have minimum static power Minimize
More informationChapter 12 Opertational Amplifier Circuits
1 Chapter 12 Opertational Amplifier Circuits Learning Objectives 1) The design and analysis of the two basic CMOS op-amp architectures: the two-stage circuit and the single-stage, folded cascode circuit.
More informationECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers
ECE 442 Solid State Devices & Circuits 15. Differential Amplifiers Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 442 Jose Schutt Aine 1 Background
More informationLecture 300 Low Voltage Op Amps (3/28/10) Page 300-1
Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1 LECTURE 300 LOW VOLTAGE OP AMPS LECTURE ORGANIZATION Outline Introduction Low voltage input stages Low voltage gain stages Low voltage bias circuits
More informationLecture 200 Cascode Op Amps - II (2/18/02) Page 200-1
Lecture 200 Cascode Op Amps II (2/18/02) Page 2001 LECTURE 200 CASCODE OP AMPS II (READING: GHLM 443453, AH 293309) Objective The objective of this presentation is: 1.) Develop cascode op amp architectures
More informationMicroelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits
Microelectronic Circuits II Ch 0 : Operational-Amplifier Circuits 0. The Two-stage CMOS Op Amp 0.2 The Folded-Cascode CMOS Op Amp CNU EE 0.- Operational-Amplifier Introduction - Analog ICs : operational
More informationLecture 350 Low Voltage Op Amps (3/26/02) Page 350-1
Lecture 350 Low Voltage Op Amps (3/26/02) Page 3501 LECTURE 350 LOW VOLTAGE OP AMPS (READING: AH 415432) Objective The objective of this presentation is: 1.) How to design standard circuit blocks with
More informationChapter 8 Differential and Multistage Amplifiers
1 Chapter 8 Differential and Multistage Amplifiers Operational Amplifier Circuit Components 2 1. Ch 7: Current Mirrors and Biasing 2. Ch 9: Frequency Response 3. Ch 8: Active-Loaded Differential Pair 4.
More informationECE 546 Lecture 12 Integrated Circuits
ECE 546 Lecture 12 Integrated Circuits Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine 1 Integrated Circuits IC Requirements
More informationSolid State Devices & Circuits. 18. Advanced Techniques
ECE 442 Solid State Devices & Circuits 18. Advanced Techniques Jose E. Schutt-Aine Electrical l&c Computer Engineering i University of Illinois jschutt@emlab.uiuc.edu 1 Darlington Configuration - Popular
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage
More informationRadivoje Đurić, 2015, Analogna Integrisana Kola 1
Low power OTA 1 Two-Stage, Miller Op Amp Operating in Weak Inversion Low frequency response: gm1 gm6 Av 0 g g g g A v 0 ds2 ds4 ds6 ds7 I D m, ds D nvt g g I n GB and SR: GB 1 1 n 1 2 4 6 6 7 g 2 2 m1
More informationCHAPTER 8 DIFFERENTIAL AND MULTISTAGE AMPLIFIERS
CHAPTER 8 DIFFERENTIAL AND MULTISTAGE AMPLIFIERS Chapter Outline 8.1 The CMOS Differential Pair 8. Small-Signal Operations of the MOS Differential Pair 8.3 The BJT Differential Pair 8.4 Other Non-ideal
More informationAnalysis and Design of Analog Integrated Circuits Lecture 18. Key Opamp Specifications
Analysis and Design of Analog Integrated Circuits Lecture 8 Key Opamp Specifications Michael H. Perrott April 8, 0 Copyright 0 by Michael H. Perrott All rights reserved. Recall: Key Specifications of Opamps
More informationECEN 474/704 Lab 6: Differential Pairs
ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers
More informationChapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier
Chapter 5 Operational Amplifiers and Source Followers 5.1 Operational Amplifier In single ended operation the output is measured with respect to a fixed potential, usually ground, whereas in double-ended
More informationDesign and Simulation of Low Voltage Operational Amplifier
Design and Simulation of Low Voltage Operational Amplifier Zach Nelson Department of Electrical Engineering, University of Nevada, Las Vegas 4505 S Maryland Pkwy, Las Vegas, NV 89154 United States of America
More informationOperational Amplifiers
CHAPTER 9 Operational Amplifiers Analog IC Analysis and Design 9- Chih-Cheng Hsieh Outline. General Consideration. One-Stage Op Amps / Two-Stage Op Amps 3. Gain Boosting 4. Common-Mode Feedback 5. Input
More informationEE 140 / EE 240A ANALOG INTEGRATED CIRCUITS FALL 2015 C. Nguyen PROBLEM SET #7
Issued: Friday, Oct. 16, 2015 PROBLEM SET #7 Due (at 8 a.m.): Monday, Oct. 26, 2015, in the EE 140/240A HW box near 125 Cory. 1. A design error has resulted in a mismatch in the circuit of Fig. PS7-1.
More informationIOWA STATE UNIVERSITY. EE501 Project. Fully Differential Multi-Stage Op-Amp Design. Ryan Boesch 11/12/2008
IOWA STATE UNIVERSITY EE501 Project Fully Differential Multi-Stage Op-Amp Design Ryan Boesch 11/12/2008 This report documents the design, simulation, layout, and post-layout simulation of a fully differential
More informationLecture 34: Designing amplifiers, biasing, frequency response. Context
Lecture 34: Designing amplifiers, biasing, frequency response Prof J. S. Smith Context We will figure out more of the design parameters for the amplifier we looked at in the last lecture, and then we will
More informationChapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers
Chapter 4 CMOS Cascode Amplifiers 4.1 Introduction A single stage CMOS amplifier cannot give desired dc voltage gain, output resistance and transconductance. The voltage gain can be made to attain higher
More informationDesign Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage
Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage Sadeque Reza Khan Department of Electronic and Communication Engineering, National
More informationMOS Field Effect Transistors
MOS Field Effect Transistors A gate contact gate interconnect n polysilicon gate source contacts W active area (thin oxide area) polysilicon gate contact metal interconnect drain contacts A bulk contact
More informationCSE 577 Spring Insoo Kim, Kyusun Choi Mixed Signal CHIP Design Lab. Department of Computer Science & Engineering The Penn State University
CSE 577 Spring 2011 Basic Amplifiers and Differential Amplifier, Kyusun Choi Mixed Signal CHIP Design Lab. Department of Computer Science & Engineering The Penn State University Don t let the computer
More informationLecture 040 CE and CS Output Stages (1/11/04) Page ECE Analog Integrated Circuits and Systems II P.E. Allen
Lecture 040 CE and CS Output Stages (1/11/04) Page 0401 LECTURE 040 COMMON SOURCE AND EMITTER OUTPUT STAGES (READING: GHLM 8498, AH 181) Objective The objective of this presentation is: Show how to design
More informationTWO AND ONE STAGES OTA
TWO AND ONE STAGES OTA F. Maloberti Department of Electronics Integrated Microsystem Group University of Pavia, 7100 Pavia, Italy franco@ele.unipv.it tel. +39-38-50505; fax. +39-038-505677 474 EE Department
More informationChapter 15 Goals. ac-coupled Amplifiers Example of a Three-Stage Amplifier
Chapter 15 Goals ac-coupled multistage amplifiers including voltage gain, input and output resistances, and small-signal limitations. dc-coupled multistage amplifiers. Darlington configuration and cascode
More informationINTRODUCTION TO ELECTRONICS EHB 222E
INTRODUCTION TO ELECTRONICS EHB 222E MOS Field Effect Transistors (MOSFETS II) MOSFETS 1/ INTRODUCTION TO ELECTRONICS 1 MOSFETS Amplifiers Cut off when v GS < V t v DS decreases starting point A, once
More informationMASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science Microelectronic Devices and Circuits Fall 2009
1 MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science 6.012 Microelectronic Devices and Circuits Fall 2009 SPECIAL PROBLEM ON CIRCUIT DESIGN 12/1/09 edition
More informationApplied Electronics II
Applied Electronics II Chapter 2: Differential Amplifier School of Electrical and Computer Engineering Addis Ababa Institute of Technology Addis Ababa University Daniel D./Abel G. April 4, 2016 Chapter
More informationBuilding Blocks of Integrated-Circuit Amplifiers
Building Blocks of ntegrated-circuit Amplifiers 1 The Basic Gain Cell CS and CE Amplifiers with Current Source Loads Current-source- or active-loaded CS amplifier Rin A o R A o g r r o g r 0 m o m o Current-source-
More informationChapter 11. Differential Amplifier Circuits
Chapter 11 Differential Amplifier Circuits 11.0 ntroduction Differential amplifier or diff-amp is a multi-transistor amplifier. t is the fundamental building block of analog circuit. t is virtually formed
More informationLecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and
Lecture 16: MOS Transistor models: Linear models, SPICE models Context In the last lecture, we discussed the MOS transistor, and added a correction due to the changing depletion region, called the body
More informationAnalog Integrated Circuit Design Exercise 1
Analog Integrated Circuit Design Exercise 1 Integrated Electronic Systems Lab Prof. Dr.-Ing. Klaus Hofmann M.Sc. Katrin Hirmer, M.Sc. Sreekesh Lakshminarayanan Status: 21.10.2015 Pre-Assignments The lecture
More informationMicroelectronics Part 2: Basic analog CMOS circuits
GBM830 Dispositifs Médicaux Intelligents Microelectronics Part : Basic analog CMOS circuits Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim!! http://www.cours.polymtl.ca/gbm830/! mohamad.sawan@polymtl.ca!
More informationF9 Differential and Multistage Amplifiers
Lars Ohlsson 018-10-0 F9 Differential and Multistage Amplifiers Outline MOS differential pair Common mode signal operation Differential mode signal operation Large signal operation Small signal operation
More informationECE315 / ECE515 Lecture 5 Date:
Lecture 5 ate: 20.08.2015 MOSFET Small Signal Models, and Analysis Common Source Amplifier Introduction MOSFET Small Signal Model To determine the small-signal performance of a given MOSFET amplifier circuit,
More informationSKEL 4283 Analog CMOS IC Design Current Mirrors
SKEL 4283 Analog CMOS IC Design Current Mirrors Dr. Nasir Shaikh Husin Faculty of Electrical Engineering Universiti Teknologi Malaysia Current Mirrors 1 Objectives Introduce and characterize the current
More informationECE315 / ECE515 Lecture 8 Date:
ECE35 / ECE55 Lecture 8 Date: 05.09.06 CS Amplifier with Constant Current Source Current Steering Circuits CS Stage Followed by CG Stage Cascode as Current Source Cascode as Amplifier ECE35 / ECE55 CS
More informationINF3410 Fall Book Chapter 3: Basic Current Mirrors and Single-Stage Amplifiers
INF3410 Fall 2013 Amplifiers content Simple Current Mirror Common-Source Amplifier Interrupt: A word on output resistance Common-Drain Amplifier with active load / Source Follower Common-Gate Amplifier
More informationThe Differential Amplifier. BJT Differential Pair
1 The Differential Amplifier Asst. Prof. MONTREE SRPRUCHYANUN, D. Eng. Dept. of Teacher Training in Electrical Engineering, Faculty of Technical Education King Mongkut s nstitute of Technology North Bangkok
More informationINF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation
INF3410 Fall 2015 Book Chapter 6: Basic Opamp Design and Compensation content Introduction Two Stage Opamps Compensation Slew Rate Systematic Offset Advanced Current Mirrors Operational Transconductance
More informationWeek 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model
Week 9a OUTLINE MOSFET I vs. V GS characteristic Circuit models for the MOSFET resistive switch model small-signal model Reading Rabaey et al.: Chapter 3.3.2 Hambley: Chapter 12 (through 12.5); Section
More informationALow Voltage Wide-Input-Range Bulk-Input CMOS OTA
Analog Integrated Circuits and Signal Processing, 43, 127 136, 2005 c 2005 Springer Science + Business Media, Inc. Manufactured in The Netherlands. ALow Voltage Wide-Input-Range Bulk-Input CMOS OTA IVAN
More informationPreliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B
Preliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B Problem 1. Consider the following circuit, where a saw-tooth voltage is applied
More informationElectronic Circuits EE359A
Electronic Circuits EE359A Bruce McNair B206 bmcnair@stevens.edu 201-216-5549 Lecture 12 1 MOSFET vs. BJT current-voltage characteristic 1.5 10 3 i C ( v) i D ( v) 1 10 3 500 0 2 4 6 8 10 v The drain current
More informationEECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design
EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design References: Analog Integrated Circuit Design by D. Johns and K. Martin and Design of Analog CMOS Integrated Circuits by B. Razavi All figures
More informationRail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation
Rail-To-Rail Op-Amp Design with Negative Miller Capacitance Compensation Muhaned Zaidi, Ian Grout, Abu Khari bin A ain Abstract In this paper, a two-stage op-amp design is considered using both Miller
More informationLecture 16: Small Signal Amplifiers
Lecture 16: Small Signal Amplifiers Prof. Niknejad Lecture Outline Review: Small Signal Analysis Two Port Circuits Voltage Amplifiers Current Amplifiers Transconductance Amps Transresistance Amps Example:
More informationA CMOS Low-Voltage, High-Gain Op-Amp
A CMOS Low-Voltage, High-Gain Op-Amp G N Lu and G Sou LEAM, Université Pierre et Marie Curie Case 203, 4 place Jussieu, 75252 Paris Cedex 05, France Telephone: (33 1) 44 27 75 11 Fax: (33 1) 44 27 48 37
More informationINF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation
INF3410 Fall 2013 Compensation content Introduction Two Stage Opamps Compensation Slew Rate Systematic Offset Advanced Current Mirrors Operational Transconductance Amplifiers Current Mirror Opamps Folded
More informationCommon Gate Stage Cascode Stage. Claudio Talarico, Gonzaga University
Common Gate Stage Cascode Stage Claudio Talarico, Gonzaga University Common Gate Stage The overdrive due to V B must be consistent with the current pulled by the DC source I B careful with signs: v gs
More informationDesign of High-Speed Op-Amps for Signal Processing
Design of High-Speed Op-Amps for Signal Processing R. Jacob (Jake) Baker, PhD, PE Professor and Chair Boise State University 1910 University Dr. Boise, ID 83725-2075 jbaker@ieee.org Abstract - As CMOS
More informationBasic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair,
Basic Circuits Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair, CCS - Basic Circuits P. Fischer, ZITI, Uni Heidelberg, Seite 1 Reminder: Effect of Transistor Sizes Very crude classification:
More informationChapter 4 Single-stage MOS amplifiers
Chapter 4 Single-stage MOS amplifiers ELEC-H402/CH4: Single-stage MOS amplifiers 1 Single-stage MOS amplifiers NMOS as an amplifier: example of common-source circuit NMOS amplifier example Introduction
More informationD n ox GS THN DS GS THN DS GS THN. D n ox GS THN DS GS THN DS GS THN
Name: EXAM #3 Closed book, closed notes. Calculators may be used for numeric computations only. All work is to be your own - show your work for maximum partial credit. Data: Use the following data in all
More informationECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers
ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers Objective Design, simulate and layout various inverting amplifiers. Introduction Inverting amplifiers are fundamental building blocks of electronic
More informationEE 435. Lecture 6: Current Mirrors Signal Swing
EE 435 ecture 6: Current Mirrors Signal Swing 1 Review from last lecture: Where we are at: Basic Op Amp Design Fundamental Amplifier Design Issues Single-Stage ow Gain Op Amps Single-Stage High Gain Op
More informationETIN25 Analogue IC Design. Laboratory Manual Lab 2
Department of Electrical and Information Technology LTH ETIN25 Analogue IC Design Laboratory Manual Lab 2 Jonas Lindstrand Martin Liliebladh Markus Törmänen September 2011 Laboratory 2: Design and Simulation
More informationDifferential Amplifier Design
Fall - 2009 EE114 - Design Project Differential Amplifier Design Submitted by Piyush Keshri (0559 4497) Jeffrey Tu (0554 4565) On November 20th, 2009 EE114 - Design Project Stanford University Page No.
More informationIntegrated Circuit Amplifiers. Comparison of MOSFETs and BJTs
Integrated Circuit Amplifiers Comparison of MOSFETs and BJTs 17 Typical CMOS Device Parameters 0.8 µm 0.25 µm 0.13 µm Parameter NMOS PMOS NMOS PMOS NMOS PMOS t ox (nm) 15 15 6 6 2.7 2.7 C ox (ff/µm 2 )
More informationMicroelectronics Exercises of Topic 5 ICT Systems Engineering EPSEM - UPC
Microelectronics Exercises of Topic 5 ICT Systems Engineering EPSEM - UPC F. Xavier Moncunill Autumn 2018 5 Analog integrated circuits Exercise 5.1 This problem aims to follow the steps in the design of
More informationECEN 474/704 Lab 7: Operational Transconductance Amplifiers
ECEN 474/704 Lab 7: Operational Transconductance Amplifiers Objective Design, simulate and layout an operational transconductance amplifier. Introduction The operational transconductance amplifier (OTA)
More informationSensors & Transducers Published by IFSA Publishing, S. L.,
Sensors & Transducers Published by IFSA Publishing, S. L., 208 http://www.sensorsportal.com Fully Differential Operation Amplifier Using Self Cascode MOSFET Structure for High Slew Rate Applications Kalpraj
More informationElectronic Devices and Circuits Lecture 20 - Linear Amp. Analysis and Design I - Outline Announcements. )/2 [v IN1.
6.012 Electronic Devices and Circuits Lecture 20 Linear Amp. Analysis and Design I Outline Announcements Handouts Lecture Outline and Summary Announcements Design Problem due in under two weeks Review
More informationAnalog Electronics. Lecture Pearson Education. Upper Saddle River, NJ, All rights reserved.
Analog Electronics V Lecture 5 V Operational Amplifers Op-amp is an electronic device that amplify the difference of voltage at its two inputs. V V 8 1 DIP 8 1 DIP 20 SMT 1 8 1 SMT Operational Amplifers
More information6.776 High Speed Communication Circuits Lecture 7 High Freqeuncy, Broadband Amplifiers
6.776 High Speed Communication Circuits Lecture 7 High Freqeuncy, Broadband Amplifiers Massachusetts Institute of Technology February 24, 2005 Copyright 2005 by Hae-Seung Lee and Michael H. Perrott High
More informationDesign of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications
Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications Prema Kumar. G Shravan Kudikala Casest, School Of Physics Casest, School Of Physics University Of Hyderabad
More informationCurrent Mirrors. Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4-1
Current Mirrors Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4- 郭泰豪, Analog C Design, 08 { Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4- 郭泰豪, Analog C Design, 08 { Current Source and Sink Symbol
More informationDual operational amplifier
DESCRIPTION The 77 is a pair of high-performance monolithic operational amplifiers constructed on a single silicon chip. High common-mode voltage range and absence of latch-up make the 77 ideal for use
More informationECE4902 C Lab 5 MOSFET Common Source Amplifier with Active Load Bandwidth of MOSFET Common Source Amplifier: Resistive Load / Active Load
ECE4902 C2012 - Lab 5 MOSFET Common Source Amplifier with Active Load Bandwidth of MOSFET Common Source Amplifier: Resistive Load / Active Load PURPOSE: The primary purpose of this lab is to measure the
More informationChapter 13: Introduction to Switched- Capacitor Circuits
Chapter 13: Introduction to Switched- Capacitor Circuits 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4 Switched-Capacitor Integrator 13.5 Switched-Capacitor
More informationMicroelectronic Devices and Circuits Lecture 22 - Diff-Amp Anal. III: Cascode, µa Outline Announcements DP:
6.012 Microelectronic Devices and Circuits Lecture 22 DiffAmp Anal. III: Cascode, µa741 Outline Announcements DP: Discussion of Q13, Q13' impact. Gain expressions. Review Output Stages DC Offset of an
More informationECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier
ECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier Objective Design, simulate and test a two-stage operational amplifier Introduction Operational amplifiers (opamp) are essential components of
More informationDigital Electronics. Assign 1 and 0 to a range of voltage (or current), with a separation that minimizes a transition region. Positive Logic.
Digital Electronics Assign 1 and 0 to a range of voltage (or current), with a separation that minimizes a transition region Positive Logic Logic 1 Negative Logic Logic 0 Voltage Transition Region Transition
More informationLecture 20 Transistor Amplifiers (II) Other Amplifier Stages. November 17, 2005
6.012 Microelectronic Devices and Circuits Fall 2005 Lecture 20 1 Lecture 20 Transistor Amplifiers (II) Other Amplifier Stages November 17, 2005 Contents: 1. Common source amplifier (cont.) 2. Common drain
More informationNJM324C. Low power quad operational amplifiers
Low power quad operational amplifiers Features Wide gain bandwidth:.mhz typ. Input common-mode voltage range includes ground Large voltage gain:db typ. Very low supply current per amplifier:ua typ. Low
More informationCOMPARISON OF THE MOSFET AND THE BJT:
COMPARISON OF THE MOSFET AND THE BJT: In this section we present a comparison of the characteristics of the two major electronic devices: the MOSFET and the BJT. To facilitate this comparison, typical
More information6.976 High Speed Communication Circuits and Systems Lecture 5 High Speed, Broadband Amplifiers
6.976 High Speed Communication Circuits and Systems Lecture 5 High Speed, Broadband Amplifiers Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott Broadband Communication
More informationLECTURE 09 LARGE SIGNAL MOSFET MODEL
Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-1 LECTURE 9 LARGE SIGNAL MOSFET MODEL LECTURE ORGANIZATION Outline Introduction to modeling Operation of the MOS transistor Simple large signal model
More informationImproving Amplifier Voltage Gain
15.1 Multistage ac-coupled Amplifiers 1077 TABLE 15.3 Three-Stage Amplifier Summary HAND ANALYSIS SPICE RESULTS Voltage gain 998 1010 Input signal range 92.7 V Input resistance 1 M 1M Output resistance
More information55:041 Electronic Circuits
55:041 Electronic Circuits Mosfet Review Sections of Chapter 3 &4 A. Kruger Mosfet Review, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width 1 10-6 m or less Thickness 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor
More informationd. Why do circuit designers like to use feedback when they make amplifiers? Give at least two reasons.
EECS105 Final 5/12/10 Name SID 1 /20 2 /30 3 /20 4 /20 5 /30 6 /40 7 /20 8 /20 Total 1. Give a short answer to each question a. Your friend from Stanford says that he has designed a three-stage high gain
More informationANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS
ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,
More informationDesign and Analysis of Two-Stage Op-Amp in 0.25µm CMOS Technology
Design and Analysis of Two-Stage Op-Amp in 0.25µm CMOS Technology 1 SagarChetani 1, JagveerVerma 2 Department of Electronics and Tele-communication Engineering, Choukasey Engineering College, Bilaspur
More informationAOUT AIN- AIN+ GND 1 AOUT 2 AIN- 3 AIN+
www.dalsemi.com FEATURES High Slew Rate: V/µs High Gain Bandwidth: 6.5 MHz Supply Voltage Range.5 to 5.5V Rail-to-Rail Output Swing.75 ma Supply Current per Channel ORDERING INFORMATION Part Number Description
More informationLF147 - LF247 LF347 WIDE BANDWIDTH QUAD J-FET OPERATIONAL AMPLIFIERS
LF147 - LF247 LF347 WIDE BANDWIDTH QUAD J-FET OPERATIONAL AMPLIFIERS LOW POWER CONSUMPTION WIDE COMMON-MODE (UP TO V + CC ) AND DIFFERENTIAL VOLTAGE RANGE LOW INPUT BIAS AND OFFSET CURRENT OUTPUT SHORT-CIRCUIT
More informationLecture 110 Intro. and Characterization of the Op Amp (1/28/02) Page 110-1
Lecture 110 Intro. and Characterization of the Op Amp (1/28/02) Page 1101 LECTURE 110 INTRODUCTION AND CHARACTERIZATION OF THE OP AMP (READING: GHLM 404424, AH 243249) Objective The objective of this presentation
More informationCMOS Operational Amplifier
The George Washington University Department of Electrical and Computer Engineering Course: ECE218 Instructor: Mona E. Zaghloul Students: Shunping Wang Yiping (Neil) Tsai Data: 05/14/07 Introduction In
More informationDesign of a High Dynamic Range CMOS Variable Gain Amplifier for Wireless Sensor Networks
University of Arkansas, Fayetteville ScholarWorks@UARK Theses and Dissertations 5-2012 Design of a High Dynamic Range CMOS Variable Gain Amplifier for Wireless Sensor Networks Yue Yu University of Arkansas,
More informationCHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations
CHAPTER 3 Instrumentation Amplifier (IA) Background 3.1 Introduction The IAs are key circuits in many sensor readout systems where, there is a need to amplify small differential signals in the presence
More informationECE315 / ECE515 Lecture 9 Date:
Lecture 9 Date: 03.09.2015 Biasing in MOS Amplifier Circuits Biasing using Single Power Supply The general form of a single-supply MOSFET amplifier biasing circuit is: We typically attempt to satisfy three
More informationHomework Assignment 07
Homework Assignment 07 Question 1 (Short Takes). 2 points each unless otherwise noted. 1. A single-pole op-amp has an open-loop low-frequency gain of A = 10 5 and an open loop, 3-dB frequency of 4 Hz.
More informationAnalysis and Design of Analog Integrated Circuits Lecture 8. Cascode Techniques
Analysis and Design of Analog Integrated Circuits Lecture 8 Cascode Techniques Michael H. Perrott February 15, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Review of Large Signal Analysis
More informationZero Drift, Unidirectional Current Shunt Monitor AD8219
Zero Drift, Unidirectional Current Shunt Monitor FEATURES High common-mode voltage range 4 V to 8 V operating.3 V to +85 V survival Buffered output voltage Gain = 6 V/V Wide operating temperature range:
More information