ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers

Save this PDF as:

Size: px
Start display at page:

Transcription

1 ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers Objective Design, simulate and layout various inverting amplifiers. Introduction Inverting amplifiers are fundamental building blocks of electronic circuits. These amplifiers are used in a variety of circuit applications such as the gain stage of operational amplifiers and the NOT gate in digital logic. Due to the utility of inverting amplifiers, learning the process of analyzing and designing these basic building blocks is important to successful circuit design. Studying inverting amplifiers also gives us insight into basic circuit concepts such as small-signal frequency response and feedback. In this lab, the small-signal model of a generic inverting amplifier is analyzed while a generic design procedure is developed. Next, the lab manual presents advantages and disadvantages of several circuit structures. Finally, the students will design various inverting amplifiers by choosing a circuit structure and developing a design procedure. The basic inverting amplifier is shown in Figure 7-. The input signal V in will contain an AC signal component as well as a DC component used to set the operating point: Transistor M is called the driver since the input signal controls the amplifier from this point. An ideal load will have infinite impedance. In the basic inverting amplifier circuit of Figure 7-, the load is represented by an ideal current source. The DC operating point of the circuit is determined by I BIAS and V BIAS. These currents and voltages determine the transistor's small-signal parameters and establish the quiescent output voltage. vdd I bias V in V out V out V in M vss Figure 7-: Basic Inverting Amplifier The small-signal model for an inverting amplifier is given in Figure 7-2. The circuit consists of two connected nodes which will result in two poles and one zero. The resistance R A represents the voltage source's resistance R S and any resistance used to establish the DC biasing. The resistance R B includes the load resistance and the small-signal output resistance of the driving transistor. The capacitance C A includes source capacitance and the small-signal input capacitance of the transistor. Similarly, C B represents the load capacitance and the small-signal input capacitance of the transistor. Finally, C C consists of any external stray capacitance and internal capacitance between the drain and gate of the driving transistor.

2 V in R A C C + V A - C A G m V A R B C B V out Figure 7-2: Generic Inverting Amplifier Small-Signal Model Using node voltage equations or mesh currents, the input-output transfer function for the inverting amplifier can be obtained. The transfer function for the generic amplifier from Figure 7-2 is given by: This formula is too complicated to gain any useful insight as to how various resistors and capacitors affect the frequency response of the inverting amplifier. Various assumptions can be made to simplify (). If we make the assumptions C B >> C A and C C >> C A, then the transfer function can be simplified to: 2 This simplification is useful because C C is generally a large capacitor used to set the gain-bandwidth product, and the total load capacitance C B is generally larger than any parasitic input capacitances. Next, we can simplify (2) in two different meaningful ways. The first way assumes that R A is small while the second assumes R A is large. Using the first assumption that R A is small, we have R A << R B and R A << /G m. With this simplifying assumption, the transfer function in (2) becomes: 3 Also, if we assume the poles are far apart (p << p 2 ), then we can use the following simplification when factoring: The above simplification assumes a dominant pole exists. The dominant pole is the pole which is significantly closer to the origin than all the other poles. The non-dominant poles occur at a much greater frequency than the dominant pole. Using this simplification, the denominator in (3) can be factored as follows:

3 4 Now that the transfer function is in factored form, we can find the DC gain, poles, and zero for the case when C A is small and R A is small: Assuming R A is large (R A R B and R A >> /G m ), the transfer function given by (2) can be factored as: 5 With this transfer function in factored form, we can find the DC gain, poles and zero for the case when C A is small and R A is large: Notice that the dominant pole had been shifted towards the origin. This is an example of the Miller Effect. Next the frequency response of the two transfer functions derived above will be examined. For the case when R A is small, the poles are greatly separated. Usually this system can be represented adequately by a first-order transfer function. The pole-zero diagram is shown in Figure 7-3. Since this system is approximately first-order, any stability problems will be less likely, however, the right-half plane zero will reduce the phase margin. If stability becomes a problem, increase C B relative to C C.

4 Figure 7-3: Pole-Zero Diagram for Small R A For the case when R A is large, the system consists of a dominant pole, a non-dominant pole, and a righthalf plane zero. Due to these factors reducing phase margin, careful circuit design is required to guarantee stability. The zero reduces the phase margin and should be placed as far to the right as possible, while the non-dominant pole should be placed as far to the left as possible. Figure 7-4 illustrates the pole-zero diagram for this system. Figure 7-4: Pole-Zero Diagram for Large R A Two other simplifications are shown below. The first simplification assumes C A >> C C, and R A R B. This situation may occur when the inverter is used to amplify a signal from a capacitive transducer: The second set of equations assumes C B >> C C, C B >> C S and R B R A. These equations are useful if a wideband inverter is driving a capacitive load:

5 Design Description This section of the lab will discuss in detail four inverting amplifier configurations. The first inverter uses a current mirror as an active load. The second is a basic inverter commonly used in CMOS digital logic. The last two amplifiers employ diode-connected transistors as loads. Each of these amplifiers have characteristics which makes their use advantageous in certain applications. Inverter with Current Mirror Load: The inverter of Figure 7-5 employs an NMOS driver and a PMOS current mirror as the load. The current mirror provides a large small-signal output resistance and constant biasing current. The biasing current establishes the operating point for the transistor M, which in turn determines its small-signal transconductance. This circuit can provide a high output resistance and a large small-signal gain. Figure 7-5: Inverting Amplifier with Current Mirror Load A disadvantage of this circuit is the need for a biasing current which requires additional circuitry. However, since this circuit is biased by another circuit, this amplifier can be programmed or tuned to operate at a specific operating point even during the presence of process variations. Design Procedure: This design procedure is only an example. To achieve the desired inverter performance another procedure may need to be used.. Determine the Miller compensation capacitor C m from the gain-bandwidth product (GBW) specification. Remember GBW = A v0 p, A v0 = -G m R out and p = -/(R out C m ). 2. To guarantee stability be sure the phase margin is greater than 60º, make sure the non-dominant pole p 2 is at least three times greater than the GBW. Use this information along with the load capacitance to determine g m. 3. Determine I BIAS to provide the desired DC gain. 4. Using g m and I BIAS, determine the size for transistor M. 5. Use a : current mirror sized such that the transconductance is equal to that of the driver transistor.

6 Digital CMOS Inverter: Figure 7-6 illustrates the digital CMOS inverter. This circuit is commonly used in digital logic circuits. Since both transistors are driven by the input source, the voltage gain will be higher with this circuit than the amplifier with a current mirror load. Figure 7-6: Digital CMOS Inverting Amplifier An advantage of this circuit is that it does not need external biasing circuitry. The operating point of this circuit is determined by the ratio of the transistor sizes. Using large transistors will cause G m to be high. This allows higher frequency operation when driving large capacitive loads. Figure 7-7 illustrates the effect of changing the ratio of the transistors. Typically, the transition region will be half the supply voltage. In this case, the products of the transconductance and transistor sizes for the NMOS and PMOS must be equal. If process variations cause KP P or KP N to change, then the transition region will shift. Figure 7-7 also shows the gain and linearity of the amplifier. The slope of the curve at any point is the gain. The vertical section of the graph is a region of high gain. Since the slope of the curve changes with signal amplitude, the amplifier exhibits high distortion. To obtain low distortion operation, the input voltage must remain small. W KPP L W KPN L P N W KPP L W KPN L P N W KPP L W KPN L P N Figure 7-7: Transition Regions for Various Transistor Size Ratios

7 Design Procedure: This design procedure is only an example. To achieve the desired performance another procedure may need to be used.. First, notice the DC gain is determined by the power supply voltage for symmetrical operation: Determine the Miller compensation capacitor C m from the gain-bandwidth product (GBW) specification or dominant pole specification. Remember GBW = A v0 p. 3. To guarantee stability, be sure the phase margin is greater than 60º. This requires the non-dominant pole p 2 to be at least three times higher in frequency than the gain-bandwidth product (p 2 > 3 GBW). Use this information to determine g m. 4. For symmetrical operation, the transistors must satisfy the ratio: 5. Using the value for g m and the above equation, determine the size for transistors M and M 2. Remember, the current through both transistors is the same. PMOS Only Inverter with Self-Biased Load:,,, Figure 7-8 shows a PMOS inverter that does not require a CMOS process. Due to the diode-connected load, the inverter has a low output resistance which in turn gives it a low gain. This inverter however is very linear. Figure 7-8: PMOS Only Inverter with Self-Biased Load The derivation of the large-signal transfer function is easy. Assume both transistors have the same size and perfectly matched. Since the drain current is the same for both transistors:

8 2 M 2 is diode connected, so V out is given by: 2 Design Procedure: This design procedure is only an example. To achieve the desired inverter performance another procedure may need to be used.. First, notice the DC gain is determined by the sizes of the transistors. For a unity-gain buffer, the gain is one. 2. Determine the Miller compensation capacitor C m from the dominant pole location of the GBW specification 3. To guarantee stability, be sure the phase margin is greater than 60º. This requires the non-dominant pole p 2 to be at least three times higher in frequency than the GBW. Use this information to determine g m and g m2. 4. Using the value for the transistor transconductance, determine the size for the transistors M and M 2. Remember, the current through both transistors is the same. CMOS Inverter with Self-Biased Load: The inverter of Figure 7-9 is similar to the previous inverter except it requires a CMOS process. Matching of transistors is also difficult. Use a design procedure similar to the previous inverter. Figure 7-9: CMOS Inverter with Self-Biased Load

9 Summary of AC Characteristics Table 7- lists the capacitors and resistors from Figure 7-2 and gives the parameter value for each of the four configurations. This table does not include all possible parasitic capacitance associated with the transistors. The table also does not include stray capacitances associated with circuit layout, which might be a significant component of the frequency response. Table 7-: Relationship between the Generic Amplifier Model and the Inverter Circuits Current-Mirror Load Digital CMOS Self-Biased PMOS Self Biased CMOS R A R S R S R S R S R B r o r o2 R L r o r o2 R L r o /g m2 R L r o /g m2 R L C A C gs C gs + C gs2 C gs C gs C B (C bd C bs )+ (C bd2 C bs2 )+ (C bd C bs )+ (C bd2 C bs2 )+ (C bd C bs )+ (C bd2 C bs2 )+ (C bd C bs )+ (C bd2 C bs2 )+ C L C L C L + C gs2 C L + C gs2 C C C gd +C m C gd +C gd2 +C m C gd +C m C gd +C m G m g m g m +g m2 g m g m Prelab The prelab exercises are due at the beginning of the lab period. No late work is accepted.. Create a table ranking the various amplifiers as good, medium or poor in the following categories: gain, input impedance, output impedance and linearity. Include the expressions for each design specification (except for linearity). 2. Derive the transfer function for the generic amplifier by applying Miller's theorem. Compare this transfer function to the one derived in the lab manual. Comment on the utility of Miller's theorem. (Hint: Simplify all input capacitances as C in and output capacitances as C out. C in and C out will contain the terms C C (+A 0 ) and C C (+/A 0 ), respectively). 3. Design the following inverting amplifiers with the following specifications: a) Current mirror load inverter GBW = MHz, PM = 60º, A v0 = 30 db, V DD = -V SS = 0.9 V, R S = 00 kω, C L = 30 pf b) Digital CMOS inverter GBW = MHz, PM = 60º, A v0 = 30 db, V DD = -V SS = 0.9 V, R S = 00 kω, C L = 30 pf c) Self-biased PMOS only inverter GBW = MHz, PM = 60º, A v0 = 0 db, V DD = -V SS = 0.9 V, R S = 00 kω, C L = 30 pf d) Self-biased CMOS inverter GBW = MHz, PM = 60º, A v0 = 0 db, V DD = -V SS = 0.9 V, R S = 00 kω, C L = 30 pf

10 Lab Report. Simulate the designs from the prelab. Simulate and perform design iterations until your circuit operates within the given specifications. These simulation results will be included in the final lab report. a) Run a DC sweep of each of the inverter circuits from -0.9 V to 0.9 V and use markers to mark the zero crossing voltage for the X-axis and Y-axis (points where X = 0 and Y = 0, also remember the "m" hotkey is used for marker), and comment on the linear region. Determine input offset and add a bias source to the circuit to insure V out = V in = 0. b) Create frequency response plots and set markers for GBW, PM, p and A v0. 2. Layout your final designs and include the LVS reports (again NetID and time stamp required for credit). 3. Repeat simulations from part on the layout. Be sure parasitic capacitances from the layout are included.

ECEN 474/704 Lab 7: Operational Transconductance Amplifiers

ECEN 474/704 Lab 7: Operational Transconductance Amplifiers Objective Design, simulate and layout an operational transconductance amplifier. Introduction The operational transconductance amplifier (OTA)

ECEN 474/704 Lab 6: Differential Pairs

ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers

ECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier

ECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier Objective Design, simulate and test a two-stage operational amplifier Introduction Operational amplifiers (opamp) are essential components of

EE 501 Lab 4 Design of two stage op amp with miller compensation

EE 501 Lab 4 Design of two stage op amp with miller compensation Objectives: 1. Design a two stage op amp 2. Investigate how to miller compensate a two-stage operational amplifier. Tasks: 1. Build a two-stage

A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption

A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption IEEE Transactions on circuits and systems- Vol 59 No:3 March 2012 Abstract A class AB audio amplifier is used to drive

ETIN25 Analogue IC Design. Laboratory Manual Lab 2

Department of Electrical and Information Technology LTH ETIN25 Analogue IC Design Laboratory Manual Lab 2 Jonas Lindstrand Martin Liliebladh Markus Törmänen September 2011 Laboratory 2: Design and Simulation

Experiment #7 MOSFET Dynamic Circuits II

Experiment #7 MOSFET Dynamic Circuits II Jonathan Roderick Introduction The previous experiment introduced the canonic cells for MOSFETs. The small signal model was presented and was used to discuss the

Chapter 10 Feedback ECE 3120 Microelectronics II Dr. Suketu Naik

1 Chapter 10 Feedback Operational Amplifier Circuit Components 2 1. Ch 7: Current Mirrors and Biasing 2. Ch 9: Frequency Response 3. Ch 8: Active-Loaded Differential Pair 4. Ch 10: Feedback 5. Ch 11: Output

Design of High-Speed Op-Amps for Signal Processing

Design of High-Speed Op-Amps for Signal Processing R. Jacob (Jake) Baker, PhD, PE Professor and Chair Boise State University 1910 University Dr. Boise, ID 83725-2075 jbaker@ieee.org Abstract - As CMOS

Preliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B

Preliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B Problem 1. Consider the following circuit, where a saw-tooth voltage is applied

Gechstudentszone.wordpress.com

UNIT 4: Small Signal Analysis of Amplifiers 4.1 Basic FET Amplifiers In the last chapter, we described the operation of the FET, in particular the MOSFET, and analyzed and designed the dc response of circuits

INTRODUCTION TO ELECTRONICS EHB 222E

INTRODUCTION TO ELECTRONICS EHB 222E MOS Field Effect Transistors (MOSFETS II) MOSFETS 1/ INTRODUCTION TO ELECTRONICS 1 MOSFETS Amplifiers Cut off when v GS < V t v DS decreases starting point A, once

EE4902 C Lab 7

EE4902 C2007 - Lab 7 MOSFET Differential Amplifier Resistive Load Active Load PURPOSE: The primary purpose of this lab is to measure the performance of the differential amplifier. This is an important

Experiment #6 MOSFET Dynamic circuits

Experiment #6 MOSFET Dynamic circuits Jonathan Roderick Introduction: This experiment will build upon the concepts that were presented in the previous lab and introduce dynamic circuits using MOSFETS.

Basic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair,

Basic Circuits Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair, CCS - Basic Circuits P. Fischer, ZITI, Uni Heidelberg, Seite 1 Reminder: Effect of Transistor Sizes Very crude classification:

An Analog Phase-Locked Loop

1 An Analog Phase-Locked Loop Greg Flewelling ABSTRACT This report discusses the design, simulation, and layout of an Analog Phase-Locked Loop (APLL). The circuit consists of five major parts: A differential

Field Effect Transistors

Field Effect Transistors Purpose In this experiment we introduce field effect transistors (FETs). We will measure the output characteristics of a FET, and then construct a common-source amplifier stage,

ECE4902 C Lab 7

ECE902 C2012 - Lab MOSFET Differential Amplifier Resistive Load Active Load PURPOSE: The primary purpose of this lab is to measure the performance of the differential amplifier. This is an important topology

Experiment 1: Amplifier Characterization Spring 2019

Experiment 1: Amplifier Characterization Spring 2019 Objective: The objective of this experiment is to develop methods for characterizing key properties of operational amplifiers Note: We will be using

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

OTA-output buffer 1 According to the types of loads, the driving capability of the output stages differs. For switched capacitor circuits which have high impedance capacitive loads, class A output stage

Chapter 12 Opertational Amplifier Circuits

1 Chapter 12 Opertational Amplifier Circuits Learning Objectives 1) The design and analysis of the two basic CMOS op-amp architectures: the two-stage circuit and the single-stage, folded cascode circuit.

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

EECS140 Final Spring 2017 Name SID 1. [8] In a vacuum tube, the plate (or anode) current is a function of the plate voltage (output) and the grid voltage (input). I P = k(v P + µv G ) 3/2 where µ is a

Homework Assignment 07

Homework Assignment 07 Question 1 (Short Takes). 2 points each unless otherwise noted. 1. A single-pole op-amp has an open-loop low-frequency gain of A = 10 5 and an open loop, 3-dB frequency of 4 Hz.

University of Pittsburgh

University of Pittsburgh Experiment #4 Lab Report MOSFET Amplifiers and Current Mirrors Submission Date: 07/03/2018 Instructors: Dr. Ahmed Dallal Shangqian Gao Submitted By: Nick Haver & Alex Williams

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Low power OTA 1 Two-Stage, Miller Op Amp Operating in Weak Inversion Low frequency response: gm1 gm6 Av 0 g g g g A v 0 ds2 ds4 ds6 ds7 I D m, ds D nvt g g I n GB and SR: GB 1 1 n 1 2 4 6 6 7 g 2 2 m1

Experiment 8 Frequency Response

Experiment 8 Frequency Response W.T. Yeung, R.A. Cortina, and R.T. Howe UC Berkeley EE 105 Spring 2005 1.0 Objective This lab will introduce the student to frequency response of circuits. The student will

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem A report Submitted to Canopus Systems Inc. Zuhail Sainudeen and Navid Yazdi Arizona State University July 2001 1. Overview

55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point.

Exam 3 Name: Score /65 Question 1 Unless stated otherwise, each question below is 1 point. 1. An engineer designs a class-ab amplifier to deliver 2 W (sinusoidal) signal power to an resistive load. Ignoring

MOSFET Amplifier Design

MOSFET Amplifier Design Introduction In this lab, you will design a basic 2-stage amplifier using the same 4007 chip as in lab 2. As a reminder, the PSpice model parameters are: NMOS: LEVEL=1, VTO=1.4,

Common-Source Amplifiers

Lab 2: Common-Source Amplifiers Introduction The common-source stage is the most basic amplifier stage encountered in CMOS analog circuits. Because of its very high input impedance, moderate-to-high gain,

PURPOSE: NOTE: Be sure to record ALL results in your laboratory notebook.

EE4902 Lab 9 CMOS OP-AMP PURPOSE: The purpose of this lab is to measure the closed-loop performance of an op-amp designed from individual MOSFETs. This op-amp, shown in Fig. 9-1, combines all of the major

ECE 310L : LAB 9. Fall 2012 (Hay)

ECE 310L : LAB 9 PRELAB ASSIGNMENT: Read the lab assignment in its entirety. 1. For the circuit shown in Figure 3, compute a value for R1 that will result in a 1N5230B zener diode current of approximately

Amplifiers Frequency Response Examples

ECE 5/45 Analog IC Design We will use the following MOSFET parameters for hand-calculations and the µm CMOS models for corresponding simulations. Table : Long-channel MOSFET parameters. Parameter NMOS

I1 19u 5V R11 1MEG IDC Q7 Q2N3904 Q2N3904. Figure 3.1 A scaled down 741 op amp used in this lab

Lab 3: 74 Op amp Purpose: The purpose of this laboratory is to become familiar with a two stage operational amplifier (op amp). Students will analyze the circuit manually and compare the results with SPICE.

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

Chapter 5 Operational Amplifiers and Source Followers 5.1 Operational Amplifier In single ended operation the output is measured with respect to a fixed potential, usually ground, whereas in double-ended

A 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset and over-120db CMRR

ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 20, Number 4, 2017, 301 312 A 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset

Microelectronics Exercises of Topic 5 ICT Systems Engineering EPSEM - UPC

Microelectronics Exercises of Topic 5 ICT Systems Engineering EPSEM - UPC F. Xavier Moncunill Autumn 2018 5 Analog integrated circuits Exercise 5.1 This problem aims to follow the steps in the design of

Lecture 2: Non-Ideal Amps and Op-Amps

Lecture 2: Non-Ideal Amps and Op-Amps Prof. Ali M. Niknejad Department of EECS University of California, Berkeley Practical Op-Amps Linear Imperfections: Finite open-loop gain (A 0 < ) Finite input resistance

Design and Analysis of High Gain Differential Amplifier Using Various Topologies

Design and Analysis of High Gain Amplifier Using Various Topologies SAMARLA.SHILPA 1, J SRILATHA 2 1Assistant Professor, Dept of Electronics and Communication Engineering, NNRG, Ghatkesar, Hyderabad, India.

CHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations

CHAPTER 3 Instrumentation Amplifier (IA) Background 3.1 Introduction The IAs are key circuits in many sensor readout systems where, there is a need to amplify small differential signals in the presence

A low voltage rail-to-rail operational amplifier with constant operation and improved process robustness

Graduate Theses and Dissertations Graduate College 2009 A low voltage rail-to-rail operational amplifier with constant operation and improved process robustness Rien Lerone Beal Iowa State University Follow

NOWADAYS, multistage amplifiers are growing in demand

1690 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 51, NO. 9, SEPTEMBER 2004 Advances in Active-Feedback Frequency Compensation With Power Optimization and Transient Improvement Hoi

A New Design Technique of CMOS Current Feed Back Operational Amplifier (CFOA)

Circuits and Systems, 2013, 4, 11-15 http://dx.doi.org/10.4236/cs.2013.41003 Published Online January 2013 (http://www.scirp.org/journal/cs) A New Design Technique of CMOS Current Feed Back Operational

LABORATORY #3 QUARTZ CRYSTAL OSCILLATOR DESIGN

LABORATORY #3 QUARTZ CRYSTAL OSCILLATOR DESIGN OBJECTIVES 1. To design and DC bias the JFET transistor oscillator for a 9.545 MHz sinusoidal signal. 2. To simulate JFET transistor oscillator using MicroCap

Analog Integrated Circuit Design Exercise 1 Integrated Electronic Systems Lab Prof. Dr.-Ing. Klaus Hofmann M.Sc. Katrin Hirmer, M.Sc. Sreekesh Lakshminarayanan Status: 21.10.2015 Pre-Assignments The lecture

Solid State Devices & Circuits. 18. Advanced Techniques

ECE 442 Solid State Devices & Circuits 18. Advanced Techniques Jose E. Schutt-Aine Electrical l&c Computer Engineering i University of Illinois jschutt@emlab.uiuc.edu 1 Darlington Configuration - Popular

Homework Assignment 07

Homework Assignment 07 Question 1 (Short Takes). 2 points each unless otherwise noted. 1. A single-pole op-amp has an open-loop low-frequency gain of A = 10 5 and an open loop, 3-dB frequency of 4 Hz.

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

Index A absolute value, 308 additional pole, 271 analog multiplier, 190 B BiCMOS,107 Bode plot, 266 base-emitter voltage, 16, 50 base-emitter voltages, 296 bias current, 111, 124, 133, 137, 166, 185 bipolar

ECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers

ECE 442 Solid State Devices & Circuits 15. Differential Amplifiers Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 442 Jose Schutt Aine 1 Background

ISSN:

468 Modeling and Design of a CMOS Low Drop-out (LDO) Voltage Regulator PRIYADARSHINI JAINAPUR 1, CHIRAG SHARMA 2 1 Department of E&CE, Nitte Meenakshi Institute of Technology, Yelahanka, Bangalore-560064,

Lab Experiments. Boost converter (Experiment 2) Control circuit (Experiment 1) Power diode. + V g. C Power MOSFET. Load.

Lab Experiments L Power diode V g C Power MOSFET Load Boost converter (Experiment 2) V ref PWM chip UC3525A Gate driver TSC427 Control circuit (Experiment 1) Adjust duty cycle D The UC3525 PWM Control

0.85V. 2. vs. I W / L

EE501 Lab3 Exploring Transistor Characteristics and Design Common-Source Amplifiers Lab report due on September 22, 2016 Objectives: 1. Be familiar with characteristics of MOSFET such as gain, speed, power,

EE 501 Lab 1 Exploring Transistor Characteristics and Design Common-Source Amplifiers

EE 501 Lab 1 Exploring Transistor Characteristics and Design Common-Source Amplifiers Lab report due on September 11, 2014 Objectives: 1. Be familiar with characteristics of MOSFET such as gain, speed,

EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design

EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design References: Analog Integrated Circuit Design by D. Johns and K. Martin and Design of Analog CMOS Integrated Circuits by B. Razavi All figures

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design.

ECEN 622(ESS) Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. By Edgar Sanchez-Sinencio Thanks to Heng Zhang for part of the material OP AMP MACROMODELS Systems containing a significant

Current Feedback Loop Gain Analysis and Performance Enhancement

Current Feedback Loop Gain Analysis and Performance Enhancement With the introduction of commercially available amplifiers using the current feedback topology by Comlinear Corporation in the early 1980

Chapter 4 Single-stage MOS amplifiers

Chapter 4 Single-stage MOS amplifiers ELEC-H402/CH4: Single-stage MOS amplifiers 1 Single-stage MOS amplifiers NMOS as an amplifier: example of common-source circuit NMOS amplifier example Introduction

Design of Low Voltage Low Power CMOS OP-AMP

RESEARCH ARTICLE OPEN ACCESS Design of Low Voltage Low Power CMOS OP-AMP Shahid Khan, Prof. Sampath kumar V. Electronics & Communication department, JSSATE ABSTRACT Operational amplifiers are an integral

Design and Layout of Two Stage High Bandwidth Operational Amplifier

Design and Layout of Two Stage High Bandwidth Operational Amplifier Yasir Mahmood Qureshi Abstract This paper presents the design and layout of a two stage, high speed operational amplifiers using standard

James Lunsford HW2 2/7/2017 ECEN 607

James Lunsford HW2 2/7/2017 ECEN 607 Problem 1 Part A Figure 1: Negative Impedance Converter To find the input impedance of the above NIC, we use the following equations: V + Z N V O Z N = I in, V O kr

ECEN 325 Lab 5: Operational Amplifiers Part III

ECEN Lab : Operational Amplifiers Part III Objectives The purpose of the lab is to study some of the opamp configurations commonly found in practical applications and also investigate the non-idealities

Rail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation

Rail-To-Rail Op-Amp Design with Negative Miller Capacitance Compensation Muhaned Zaidi, Ian Grout, Abu Khari bin A ain Abstract In this paper, a two-stage op-amp design is considered using both Miller

Chapter 8: Field Effect Transistors

Chapter 8: Field Effect Transistors Transistors are different from the basic electronic elements in that they have three terminals. Consequently, we need more parameters to describe their behavior than

Microelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits

Microelectronic Circuits II Ch 0 : Operational-Amplifier Circuits 0. The Two-stage CMOS Op Amp 0.2 The Folded-Cascode CMOS Op Amp CNU EE 0.- Operational-Amplifier Introduction - Analog ICs : operational

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER M. Taherzadeh-Sani, R. Lotfi, and O. Shoaei ABSTRACT A novel class-ab architecture for single-stage operational amplifiers is presented. The structure

Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage

Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage Sadeque Reza Khan Department of Electronic and Communication Engineering, National

A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage

A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage EEE 523 Advanced Analog Integrated Circuits Project Report Fuding Ge You are an engineer who is assigned the project to design

[Kumar, 2(9): September, 2013] ISSN: Impact Factor: 1.852

IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY Design and Performance analysis of Low power CMOS Op-Amp Anand Kumar Singh *1, Anuradha 2, Dr. Vijay Nath 3 *1,2 Department of

A new class AB folded-cascode operational amplifier

A new class AB folded-cascode operational amplifier Mohammad Yavari a) Integrated Circuits Design Laboratory, Department of Electrical Engineering, Amirkabir University of Technology, Tehran, Iran a) myavari@aut.ac.ir

Analog Integrated Circuits Fundamental Building Blocks Basic OTA/Opamp architectures Faculty of Electronics Telecommunications and Information Technology Gabor Csipkes Bases of Electronics Department Outline

Positive Feedback and Oscillators

Physics 3330 Experiment #5 Fall 2011 Positive Feedback and Oscillators Purpose In this experiment we will study how spontaneous oscillations may be caused by positive feedback. You will construct an active

Analog Integrated Circuit Configurations Basic stages: differential pairs, current biasing, mirrors, etc. Approximate analysis for initial design MOSFET and Bipolar circuits Basic Current Bias Sources

Basic OpAmp Design and Compensation. Chapter 6

Basic OpAmp Design and Compensation Chapter 6 6.1 OpAmp applications Typical applications of OpAmps in analog integrated circuits: (a) Amplification and filtering (b) Biasing and regulation (c) Switched-capacitor

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design.

ECEN 622 Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. By Edgar Sanchez-Sinencio Thanks to Heng Zhang for part of the material OP AMP MACROMODELS Systems containing a significant

CMOS Operational Amplifier

The George Washington University Department of Electrical and Computer Engineering Course: ECE218 Instructor: Mona E. Zaghloul Students: Shunping Wang Yiping (Neil) Tsai Data: 05/14/07 Introduction In

C H A P T E R 5. Amplifier Design

C H A P T E 5 Amplifier Design The Common-Source Amplifier v 0 = r ( g mvgs )( D 0 ) A v0 = g m r ( D 0 ) Performing the analysis directly on the circuit diagram with the MOSFET model used implicitly.

EE311: Electrical Engineering Junior Lab, Fall 2006 Experiment 4: Basic MOSFET Characteristics and Analog Circuits

EE311: Electrical Engineering Junior Lab, Fall 2006 Experiment 4: Basic MOSFET Characteristics and Analog Circuits Objective This experiment is designed for students to get familiar with the basic properties

Design and Simulation of Low Voltage Operational Amplifier

Design and Simulation of Low Voltage Operational Amplifier Zach Nelson Department of Electrical Engineering, University of Nevada, Las Vegas 4505 S Maryland Pkwy, Las Vegas, NV 89154 United States of America

Lecture 20: Passive Mixers

EECS 142 Lecture 20: Passive Mixers Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California, Berkeley EECS 142 Lecture 20 p.

A 40 MHz Programmable Video Op Amp

A 40 MHz Programmable Video Op Amp Conventional high speed operational amplifiers with bandwidths in excess of 40 MHz introduce problems that are not usually encountered in slower amplifiers such as LF356

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

93 CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN 4.1 INTRODUCTION Ultra Wide Band (UWB) system is capable of transmitting data over a wide spectrum of frequency bands with low power and high data

6.776 High Speed Communication Circuits Lecture 7 High Freqeuncy, Broadband Amplifiers

6.776 High Speed Communication Circuits Lecture 7 High Freqeuncy, Broadband Amplifiers Massachusetts Institute of Technology February 24, 2005 Copyright 2005 by Hae-Seung Lee and Michael H. Perrott High

Lab 4: Supply Independent Current Source Design

Lab 4: Supply Independent Current Source Design Curtis Mayberry EE435 In this lab a current mirror is designed that is robust against variations in the supply voltage. The current mirror is required to

INF4420 Switched capacitor circuits Outline

INF4420 Switched capacitor circuits Spring 2012 1 / 54 Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators 2 / 54 Introduction Discrete time analog

UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE. Department of Electrical and Computer Engineering

UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering Experiment No. 9 - MOSFET Amplifier Configurations Overview: The purpose of this experiment is to familiarize

Operational Amplifiers

CHAPTER 9 Operational Amplifiers Analog IC Analysis and Design 9- Chih-Cheng Hsieh Outline. General Consideration. One-Stage Op Amps / Two-Stage Op Amps 3. Gain Boosting 4. Common-Mode Feedback 5. Input

Lecture 4 ECEN 4517/5517

Lecture 4 ECEN 4517/5517 Experiment 3 weeks 2 and 3: interleaved flyback and feedback loop Battery 12 VDC HVDC: 120-200 VDC DC-DC converter Isolated flyback DC-AC inverter H-bridge v ac AC load 120 Vrms

G m /I D based Three stage Operational Amplifier Design

G m /I D based Three stage Operational Amplifier Design Rishabh Shukla SVNIT, Surat shuklarishabh31081988@gmail.com Abstract A nested Gm-C compensated three stage Operational Amplifier is reviewed using

You will be asked to make the following statement and provide your signature on the top of your solutions.

1 EE 435 Name Exam 1 Spring 216 Instructions: The points allocated to each problem are as indicated. Note that the first and last problem are weighted more heavily than the rest of the problems. On those

INTEGRATED CIRCUITS. AN109 Microprocessor-compatible DACs Dec

INTEGRATED CIRCUITS 1988 Dec DAC products are designed to convert a digital code to an analog signal. Since a common source of digital signals is the data bus of a microprocessor, DAC circuits that are

IOWA STATE UNIVERSITY. EE501 Project. Fully Differential Multi-Stage Op-Amp Design. Ryan Boesch 11/12/2008

IOWA STATE UNIVERSITY EE501 Project Fully Differential Multi-Stage Op-Amp Design Ryan Boesch 11/12/2008 This report documents the design, simulation, layout, and post-layout simulation of a fully differential

EE 3305 Lab I Revised July 18, 2003

Operational Amplifiers Operational amplifiers are high-gain amplifiers with a similar general description typified by the most famous example, the LM741. The LM741 is used for many amplifier varieties

Phy 335, Unit 4 Transistors and transistor circuits (part one)

Mini-lecture topics (multiple lectures): Phy 335, Unit 4 Transistors and transistor circuits (part one) p-n junctions re-visited How does a bipolar transistor works; analogy with a valve Basic circuit

Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1

Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1 LECTURE 300 LOW VOLTAGE OP AMPS LECTURE ORGANIZATION Outline Introduction Low voltage input stages Low voltage gain stages Low voltage bias circuits

System on a Chip. Prof. Dr. Michael Kraft

System on a Chip Prof. Dr. Michael Kraft Lecture 4: Filters Filters General Theory Continuous Time Filters Background Filters are used to separate signals in the frequency domain, e.g. remove noise, tune

Lecture 4. The CMOS Inverter. DC Transfer Curve: Load line. DC Operation: Voltage Transfer Characteristic. Noise in Digital Integrated Circuits

Noise in Digital Integrated Circuits Lecture 4 The CMOS Inverter i(t) v(t) V DD Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: