Low-power Sigma-Delta AD Converters
|
|
- Pierce Malone
- 5 years ago
- Views:
Transcription
1 Low-power Sigma-Delta AD Converters Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium Willy Sansen
2 Table of contents Delta-sigma modulation The switch problem The switched-opamp solution Other low-power Delta-sigma converters Ref. Norsworthy, Delta-Sigma Converters, Wiley 1996 Ref. Op t Eynde, Peluso, Geerts, Marquez, Geerts, Yao, Kluwer/Springer Willy Sansen
3 Sigma-Delta ADC Sigma-Delta ADC exchanges resolution with speed by means of : Oversampling Noise shaping Willy Sansen
4 Quantization noise (4 bit) Number bits Quant. noise Quantization noise Step = V ref 2 B B = 8 bits SNR = 50 db B = 4 B =16 bits SNR = 98 db SNR 2 + 6B Willy Sansen
5 Sigma-Delta modulator Signal transfer function: Noise transfer function: H H x e ( z) ( z) H ( z) = 1 + H ( z) 1 = 1 + H ( z) Willy Sansen
6 Noise filtering x + - Σ k 2 y v H k 1 LPF k 2 e - + y v = H (x - k 2 y) y = k 1 v + e Noise shaping } k 1 H y = x + e x + e 1 + k 1 k 2 H 1 + k 1 k 2 H k 1 k 2 H k 2 Willy Sansen
7 Feedback loop with low-pass filter H 1 1 y x + e k 1 k 2 H k 2 y f m f x k 2 SNR e k 1 k 2 H Noise shaping f m f Willy Sansen
8 Higher-order Sigma-delta converters Willy Sansen
9 Mash Sigma-delta topologies (2-1-1) Willy Sansen
10 SNR vs OSR for single-bit Σ SNR (db) Stability Power Oversampling ratio OSR 100 Willy Sansen
11 Multibit versus Single-bit Cascaded Single loop 4th Cascaded 2-1 Multibit (4 bit) Ref. Marquez CAS Sept 98, Willy Sansen
12 Table of contents Delta-sigma modulation The switch problem The switched-opamp solution Other low-power Delta-sigma converters Willy Sansen
13 Low Voltage SC: problem Φ 1 Switch: V in V out Φ 1 C 1 nmos: V in < pmos: V in > V DD -V GSn V DD -0.8 V V GSp 0.8 V Limit : V DD -V GSn = V GSp V DDmin > 1.6 V Willy Sansen
14 Low Voltage switch : g DS versus input voltage g DS 5 V g DS 1 V nmos pmos nmos? pmos V Tp 0 V DD -V Tn V DD 0 V DD -V Tn V Tp V DD Willy Sansen
15 Low Voltage switch : ON- resistance Ω 4.0 k 3.0 k V DD = 5 V 2.0 k 60 k 40 k 20 k 0 k VIN VIN V DD = 1.8 V Willy Sansen
16 Low Voltage SC: solutions Low V T techology special technology : cost switch-off leakage On-Chip voltage multipliers poor power efficiency applicability in submicron technologies? Switched Opamp Ref.Crols, ESSCIRC 93, JSSC Aug.94 Willy Sansen
17 Smaller V DD require smaller V T Smaller V T is not possible because 1. Leakage : wi curve crosses axis! Minimum value : 0.3 V 2. Temperature variations : V log i DS leakage 3. Mismatch : V 0 V T V GS >>> V T cannot be smaller than V Willy Sansen
18 On-chip voltage multipliers Dickson,.., JSSC June 76, pp Willy Sansen
19 Voltage multipliers : power efficiency P loss R eq I 2 out P VDD I out V DD η 1 - R eq I out V DD 50 % R eq n fc 1 tan (2f R on,sw C) Willy Sansen
20 Drawbacks of voltage multipliers High voltage technology: In deep submicron : V DD < 1.8 V in 0.18 µm CMOS Oxide cannot take more!! 800 V/µm or 0.8 V/nm Requires high-speed clock drivers Injection in substrate : coupling to Analog Low power-efficiency Willy Sansen
21 Voltage multiplier for rail-to-rail opamp Vddx - Vdd 1 V 60 µa 10 MHz ripple I out 2C o f c 1 g m5 r o5 5 mv Duisters,.., JSSC July 98,pp Willy Sansen
22 Table of contents Delta-sigma modulation The switch problem The switched-opamp solution Principle : Switched-opamp filter Improved switching 0.9 V - 40 µw 12 bit CMOS SO Σ Other low-power Delta-sigma converters Willy Sansen
23 Conventional SC Integrator C v IN Φ1 ac Φ2 - V DD v OUT Φ2 Φ1 + V REF A v = a Willy Sansen
24 Switched Opamp Critical input switch is replaced by a switched opamp φ2 φ2 φ1 φ2 φ1 φ2 φ1 φ2 V ref V ref V ref V ref V ref V ref Crols,.., JSSC Aug.94, Willy Sansen
25 Switched-opamp schematic Vdd M10 M8 M7 M5 φ Ibias Vin- M1 M2 Vin+ Cc Vout M6 Vss M3 M4 M9 φ Crols,.., JSSC Aug.94, Willy Sansen
26 Switched-Opamp response 400mV s 0.5u s 1.0u s 1.5u s 2.0u s 2.5u s Time 3.0u s s Willy Sansen
27 Switched-opamp low-pass biquad One extra opamp per biquad V DD > V GS + V signal 1.2 V V = 1.5 V (0.6 V ptp ) Standard 2.4 µm CMOS (V Tn V Tp 0.9 V) Crols,.., JSSC Aug.94, Willy Sansen
28 Measured transfer characteristic BW = 1.5 khz Willy Sansen
29 THD versus input signal swing -60 db for < 0.6 V ptp Input noise 140 µv RMS : DR > 70 db Crols,.., JSSC Aug.94, Willy Sansen
30 Table of contents Delta-sigma modulation The switch problem The switched-opamp solution Principle : Switched opamp filter Improved switching 0.9 V - 40 µw 12 bit CMOS SO Σ Other low-power Delta-sigma converters Willy Sansen
31 1 Volt OTA 1 V (min: V T +2V DSsat ) Fully differential : 75 db 30 MHz 1 pf 80 µa < 100 ns 4 Switches 2n : Only 2nd stage switched off! Baschirotto,.. JSSC Dec.97,pp Willy Sansen
32 SO SC integrator CDC for level shift : CDC= CIN V O,DC = V DD /2 Baschirotto,.. JSSC Dec.97, pp Willy Sansen
33 SO SC integrator : Φ1 closed CDC for level shift : CDC= CIN V O,DC = V DD /2 Q TOT = V DD C IN Baschirotto,.. JSSC Dec.97,pp Willy Sansen
34 SO SC integrator : Φ2 closed CDC for level shift : CDC= CIN V O,DC = V DD /2 Q TOT = V DD C DC + V O C IN if C DC = C IN V DD /2 = V O Baschirotto,.. JSSC Dec.97,pp Willy Sansen
35 CMFB with level shifting C M = C P = 0.1 pf C CM = 0.1 pf C CMFB = 2 pf C FF = 0.1 pf provides zero V OUT,DC = V DD /2 Willy Sansen
36 Table of contents Delta-sigma modulation The switch problem The switched-opamp solution Principle : Switched opamp filter Improved switching 0.9 V - 40 µw 12 bit CMOS SO Σ Other low-power Delta-sigma converters Willy Sansen
37 Differential SO integrator C S Sampling C INT Integrat. C L Load C CM Level shift C CMS,eq CMFB V REF,hI = V DD V REF,lo = 0 Peluso,..., JSSC, Dec.98, Peluso etal Design of low-voltage low-power CMOS Delta-Sigma ADC s, Kluwer 1999 Willy Sansen
38 Σ topology with half-delay integrators - 3rd order single-loop implementation - coefficients a 1 = 0.2 ; a 2 = 0.5 ; a 3 = 0.5-1/2 phase delays in feedback path Willy Sansen
39 Class AB differential Voltage amplifier 1 V V T = 0.6 V M3 V in2 M4 V GS -V T = 0.2 V V GS = 0.8 V V DSsat = 0.2 V V in1 M1 M2 V in2 i out M2 is source follower V GS1 = V in1 -V in2 I B1 I B2 i out ~ (V in1 -V in2 ) 2 >>> Class AB Peluso,..., JSSC, Dec.98,pp Willy Sansen
40 Differential class AB OTA Willy Sansen
41 Class AB characteristic Larger input W/L Larger current source W/L Willy Sansen
42 CMFB and level-shift out2 out1 Willy Sansen
43 Low voltage comparator (level shift omitted) Two switches Input at V SS Willy Sansen
44 The input integrator V REF,hi = V DD V REF,lo = 0 Willy Sansen
45 Spectrum for maximum input signal (470 mv ptp ) BW 16 khz Clock freq. 1.5 MHz Peak SNR 76 db Peak SNDR 62 db Peluso,..., JSSC Dec.98,pp Willy Sansen
46 SNDR versus input signal level Peak SNR = 76 db DR = 77 db SNDR = 62 db Willy Sansen
47 SO 12 bit 0.9 V 40 µw CMOS Σ INT1 INT2 INT3 COMP 0.5 µm CMOS V Tn = 0.62 V V Tp = 0.55 V V DD = 0.9 V 40 µw Peluso,... JSSC Dec.98, pp Willy Sansen
48 Table of contents Delta-sigma modulation The switch problem The switched-opamp solution Other low-power Delta-sigma converters Unity-gain-reset Optimized input switching Switched input resistor Full feedforward Willy Sansen
49 Reset-opamp integrator / 2 / 2 V out = 0 1 V V out,av 0.5 V V in 0 V previous stage V dd /2 0.5 V On Φ 1 : Q 1 = C 1 V in Q 2 V out = 0 On Φ 2 : Q 1 = 0 Q 2 + C 1 V in V out Level shift needed to avoid forward biased junctions! Keskin,.., JSSC July 02, Willy Sansen
50 Pseudo-differential opamp 170 MHz 100 V/µs 3.5 pf 1 V 200 µa 0.35 µm CMOS V Tn 0.52 V V Tp 0.45 V Ref.Keskin, JSSC July 2002, Willy Sansen
51 1-Volt 2nd-order 13 -bit Σ modulator Willy Sansen
52 Table of contents Delta-sigma modulation The switch problem The switched-opamp solution Other low-power Delta-sigma converters Unity-gain-reset Optimized input switching Switched input resistor Full feedforward Willy Sansen
53 Σ Modulator on 1 Volt in 90 nm CMOS x z 1 z 1 z y Single-loop third-order single-bit topology Simple and robust Tolerance to building block non-idealities Coefficients selected not sensitive to capacitance mismatches Yao,..., JSSC Nov.04, Yao. etal. Low-Power Low-Voltage Σ modulators in Nanometer CMOS, Springer 06 Willy Sansen
54 Gain enhancement 2I 1 inp M1 inn outn outn K*I 1 1:B M2 M3 A = (1 k )( V GS 2 0 V T ) 1 λ 3 = A 1 k Willy Sansen
55 Stability I 1 I 2 The non-dominate pole must be > 3GBW for sufficient phase margin K*I 1 M1 M2 inn 1:B Cc M3 CL P P nd GBW = nd = gm2 2π C c = B gm 2π C 1 L > 3GBW k 2(1 k) I1 2π C ( V V = c L GS 2B I 2π C ( V C < 1 3B C c L 1 GS T ) 2 V T ) 1 Willy Sansen
56 Full OTA circuit VDDA Bp CMFB 1:2 outp inp inn outn 1:K : db 57 MHz 6 pf 80 µa (1 V) VSSA Yao,..., JSSC Nov.04, Willy Sansen
57 Full modulator circuits refp refn refp refn cmo cmi refp refn cmo cmi cmi Lp Ln cmi Ln Lp c2 c1 Ln Lp c2 c1 Ci1p Ci2p Ci3p d d c1 inp c1 d c2 d c1 Cs1p c2 + _ c1 d c1 d Cs2p Cs2p c2 + _ c1 d c1 d Cs3p Cs3p c2 + _ c2 + _ Lp OTA1 cmo OTA2 cmo OTA3 QTZ inn c1 d c2 d Cs1n c1 cmi c2 _ + c1 d c1 d Cs2n Cs2n c2 _ + c1 d c1 d Cs3n Cs3n c2 _ + c2 _ + Ln Ln refp Lp refn Ci1n Lp Ln c2 c1 Ci2n Lp Ln c2 c1 Ci3n d d refp refn cmo cmi refp refn cmo cmi cmi Willy Sansen
58 Measurement Output spectrum Output spectrum of a 5 khz input signal Willy Sansen
59 Measured SNR and SNDR vs input amplitude Yao,..., JSSC Nov.04, Willy Sansen
60 Table of contents Delta-sigma modulation The switch problem The switched-opamp solution Other low-power Delta-sigma converters Unity-gain-reset Optimized input switching Switched input resistor Full feedforward Willy Sansen
61 Switched-resistor integrator Input switch replaced by resistor R Larger resistor for better linearity Smaller resistor for higher speed Ahn,.. ISSCC 05, Willy Sansen
62 Input sampling : maintain constant V INCM C Ls added Baschirotto, JSSC Dec.1997, R & C S doubled Ahn,.. ISSCC 05, Willy Sansen
63 Mash 2-2 Σ Audio ADC Low-distortion : - switched resistor - loop filter processes only quantization error OSR = khz 3 MHz clock SNDR = 78 db 0.35 µm CMOS 0.6 V 1 mw Ahn,.. ISSCC 05, Silva, Electronic Letters, June 01, Willy Sansen
64 4-th order Σ converter with switched-resistors Mash 2-2 OSR = µm CMOS Two-stage opamp with folded cascode 0.6 V 1 mw 24 khz BW Willy Sansen
65 Measured SNDR Low-distortion : Vref = 0.6 V SNR SNDR = 78 db at 1 khz Willy Sansen
66 Table of contents Delta-sigma modulation The switch problem The switched-opamp solution Other low-power Delta-sigma converters Unity-gain-reset Optimized input switching Switched input resistor Full feedforward Willy Sansen
67 Full Feedforward Topology Convent. Sigma-Delta topology Full feedforward topology H H x e ( z) ( z) ai 1 = 1 + ai 1 1 = 1 + ai 1 H H x e ( z) = 1 ( z) = aci 1 1 Silva, Electronic Letters, June 01, Willy Sansen
68 4th-Order single-bit 1 Ms/s Σ modulator Single feedback loop : processes quantization noise only Full feedforward : unity-gain transfer 4th order - single bit Optimization coefficients or equal swing Yao,.., VLSI Circuits 05 Yao. etal. Low-Power Low- Voltage Σ modulators in Nanometer CMOS, Springer 06 Willy Sansen
69 Performance comparison 4th-order conventional topology Behavioral simulation with: a 1 =-0.1, a 2 =-0.1, A 0 =40 db 4th-order full feedforward topology Behavioral simulation with: a 1 =-0.1, a 2 =-0.1, A 0 =40 db Willy Sansen
70 Output swing of integrators Output swings of each integrator in the conventional topology Output swings of each integrator in the full-feedforward topology Willy Sansen
71 Single-stage OTA for fast settling (0.13 µm) Yao,.., VLSI Circ.05 Yao. etal. Low-Power Low-Voltage Σ modulators in Nanometer CMOS, Springer 06 Willy Sansen
72 Circuit Realization OSR = 64 Clock of 64 MHz 1 V 6.1 ma ma Yao,.., VLSI Circuits, 05 Yao. etal. Low-Power Low-Voltage Σ modulators in Nanometer CMOS, Springer 06 Willy Sansen
73 Measured output spectrum Willy Sansen
74 Measured SNR versus Input voltage Willy Sansen
75 Comparison of Low-power Σ converters Ref. Type V DD DR BW P FOM V db khz µw x 10-6 Ahn 05 SwR Sauerbrey 02 SO,LV Peluso 98 SO Dessouky 01 LV Keskin 02 ResetOp Yao 04 LV Rabii 96 SC, VM Yin k 346 Geerts k 144 Vleugels k 700 Gaggl k 400 Yao k 706 Doerrer 05 Track k 280 Hezar k 737 FOM = 4kT DR BW / P Willy Sansen
76 Low-voltage low-vt comparison Sauerbrey Ahn Sauerbrey,.., JSSC Dec Willy Sansen
77 Table of contents Delta-sigma modulation The switch problem The switched-opamp solution Other low-power Delta-sigma converters Willy Sansen
Fully-differential amplifiers
Fully-differential amplifiers Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 081 Table of contents Requirements Fully-diff. amps with linear MOSTs FDA
More informationA Novel Continuous-Time Common-Mode Feedback for Low-Voltage Switched-OPAMP
10.4 A Novel Continuous-Time Common-Mode Feedback for Low-oltage Switched-OPAMP M. Ali-Bakhshian Electrical Engineering Dept. Sharif University of Tech. Azadi Ave., Tehran, IRAN alibakhshian@ee.sharif.edu
More informationA PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER
A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER M. Taherzadeh-Sani, R. Lotfi, and O. Shoaei ABSTRACT A novel class-ab architecture for single-stage operational amplifiers is presented. The structure
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage
More informationA 2.5 V 109 db DR ADC for Audio Application
276 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.10, NO.4, DECEMBER, 2010 A 2.5 V 109 db DR ADC for Audio Application Gwangyol Noh and Gil-Cho Ahn Abstract A 2.5 V feed-forward second-order deltasigma
More informationA 25MS/s 14b 200mW Σ Modulator in 0.18µm CMOS
UT Mixed-Signal/RF Integrated Circuits Seminar Series A 25MS/s 14b 200mW Σ Modulator in 0.18µm CMOS Pio Balmelli April 19 th, Austin TX 2 Outline VDSL specifications Σ A/D converter features Broadband
More informationAn Ultra Low-Voltage and Low-Power OTA Using Bulk-Input Technique and Its Application in Active-RC Filters
Circuits and Systems, 2011, 2, 183-189 doi:10.4236/cs.2011.23026 Published Online July 2011 (http://www.scirp.org/journal/cs) An Ultra Low-Voltage and Low-Power OTA Using Bulk-Input Technique and Its Application
More informationA 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption
A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption IEEE Transactions on circuits and systems- Vol 59 No:3 March 2012 Abstract A class AB audio amplifier is used to drive
More informationNonlinear Macromodeling of Amplifiers and Applications to Filter Design.
ECEN 622 Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. By Edgar Sanchez-Sinencio Thanks to Heng Zhang for part of the material OP AMP MACROMODELS Systems containing a significant
More informationOperational Amplifier with Two-Stage Gain-Boost
Proceedings of the 6th WSEAS International Conference on Simulation, Modelling and Optimization, Lisbon, Portugal, September 22-24, 2006 482 Operational Amplifier with Two-Stage Gain-Boost FRANZ SCHLÖGL
More informationA 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier
A 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier Hyunui Lee, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology, Japan Outline Background Body voltage controlled
More informationNonlinear Macromodeling of Amplifiers and Applications to Filter Design.
ECEN 622(ESS) Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. By Edgar Sanchez-Sinencio Thanks to Heng Zhang for part of the material OP AMP MACROMODELS Systems containing a significant
More informationCMOS ADC & DAC Principles
CMOS ADC & DAC Principles Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 201 Table of contents Definitions Digital-to-analog converters Resistive Capacitive
More informationWe are IntechOpen, the world s leading publisher of Open Access books Built by scientists, for scientists. International authors and editors
We are IntechOpen, the world s leading publisher of Open Access books Built by scientists, for scientists 4,000 116,000 120M Open access books available International authors and editors Downloads Our
More informationCascaded Noise Shaping for Oversampling A/D and D/A Conversion Bruce A. Wooley Stanford University
Cascaded Noise Shaping for Oversampling A/D and D/A Conversion Bruce A. Wooley Stanford University Bruce A. Wooley - 1 - Copyright 2005, Stanford University Outline Oversampling modulators for A-to-D conversion
More informationCHAPTER 3 DESIGN OF PIPELINED ADC USING SCS-CDS AND OP-AMP SHARING TECHNIQUE
CHAPTER 3 DESIGN OF PIPELINED ADC USING SCS-CDS AND OP-AMP SHARING TECHNIQUE 3.1 INTRODUCTION An ADC is a device which converts a continuous quantity into discrete digital signal. Among its types, pipelined
More informationHow to turn an ADC into a DAC: A 110dB THD, 18mW DAC using sampling of the output and feedback to reduce distortion
How to turn an ADC into a DAC: A 110dB THD, 18mW DAC using sampling of the output and feedback to reduce distortion Axel Thomsen, Design Manager Silicon Laboratories Inc. Austin, TX 1 Why this talk? A
More informationIntegrated Microsystems Laboratory. Franco Maloberti
University of Pavia Integrated Microsystems Laboratory Power Efficient Data Convertes Franco Maloberti franco.maloberti@unipv.it OUTLINE Introduction Managing the noise power budget Challenges of State-of-the-art
More informationDesign of a Sample and Hold Circuit using Rail to Rail Low Voltage Compact Operational Amplifier and bootstrap Switching
RESEARCH ARTICLE OPEN ACCESS Design of a Sample and Hold Circuit using Rail to Rail Low Voltage Compact Operational Amplifier and bootstrap Switching Annu Saini, Prity Yadav (M.Tech. Student, Department
More informationLow-Voltage Low-Power Switched-Current Circuits and Systems
Low-Voltage Low-Power Switched-Current Circuits and Systems Nianxiong Tan and Sven Eriksson Dept. of Electrical Engineering Linköping University S-581 83 Linköping, Sweden Abstract This paper presents
More informationDesign of High-Speed Op-Amps for Signal Processing
Design of High-Speed Op-Amps for Signal Processing R. Jacob (Jake) Baker, PhD, PE Professor and Chair Boise State University 1910 University Dr. Boise, ID 83725-2075 jbaker@ieee.org Abstract - As CMOS
More informationECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter
ECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter Brian L. Young youngbr@eecs.oregonstate.edu Oregon State University June 6, 28 I. INTRODUCTION The goal of the Spring 28, ECE 627 project
More informationChapter 12 Opertational Amplifier Circuits
1 Chapter 12 Opertational Amplifier Circuits Learning Objectives 1) The design and analysis of the two basic CMOS op-amp architectures: the two-stage circuit and the single-stage, folded cascode circuit.
More informationLecture 300 Low Voltage Op Amps (3/28/10) Page 300-1
Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1 LECTURE 300 LOW VOLTAGE OP AMPS LECTURE ORGANIZATION Outline Introduction Low voltage input stages Low voltage gain stages Low voltage bias circuits
More informationAnalog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem
Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem A report Submitted to Canopus Systems Inc. Zuhail Sainudeen and Navid Yazdi Arizona State University July 2001 1. Overview
More informationPublication [P3] By choosing to view this document, you agree to all provisions of the copyright laws protecting it.
Publication [P3] Copyright c 2006 IEEE. Reprinted, with permission, from Proceedings of IEEE International Solid-State Circuits Conference, Digest of Technical Papers, 5-9 Feb. 2006, pp. 488 489. This
More informationAnalysis and Design of Analog Integrated Circuits Lecture 20. Advanced Opamp Topologies (Part II)
Analysis and Design of Analog Integrated Circuits Lecture 20 Advanced Opamp Topologies (Part II) Michael H. Perrott April 15, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Outline of Lecture
More informationECE626 Project Switched Capacitor Filter Design
ECE626 Project Switched Capacitor Filter Design Hari Prasath Venkatram Contents I Introduction 2 II Choice of Topology 2 III Poles and Zeros 2 III-ABilinear Transform......................................
More informationDesign and Simulation of Low Voltage Operational Amplifier
Design and Simulation of Low Voltage Operational Amplifier Zach Nelson Department of Electrical Engineering, University of Nevada, Las Vegas 4505 S Maryland Pkwy, Las Vegas, NV 89154 United States of America
More informationCascaded Noise-Shaping Modulators for Oversampled Data Conversion
Cascaded Noise-Shaping Modulators for Oversampled Data Conversion Bruce A. Wooley Stanford University B. Wooley, Stanford, 2004 1 Outline Oversampling modulators for A/D conversion Cascaded noise-shaping
More informationDESIGN HIGH SPEED, LOW NOISE, LOW POWER TWO STAGE CMOS OPERATIONAL AMPLIFIER. Himanshu Shekhar* 1, Amit Rajput 1
ISSN 2277-2685 IJESR/June 2014/ Vol-4/Issue-6/319-323 Himanshu Shekhar et al./ International Journal of Engineering & Science Research DESIGN HIGH SPEED, LOW NOISE, LOW POWER TWO STAGE CMOS OPERATIONAL
More informationA stability-improved single-opamp third-order ΣΔ modulator by using a fully-passive noise-shaping SAR ADC and passive adder
A stability-improved single-opamp third-order ΣΔ modulator by using a fully-passive noise-shaping SAR ADC and passive adder Zhijie Chen, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology,
More informationDesign of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications
RESEARCH ARTICLE OPEN ACCESS Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications Sharon Theresa George*, J. Mangaiyarkarasi** *(Department of Information and Communication
More informationMaterials in this course have been contributed by Fernando Medeiro, José M. de la Rosa, Rocío del Río, Belén Pérez-Verdú and
CMOS Sigma-Delta Converters From Basics to State-of-the-Art Circuits and Errors Angel Rodríguez-Vázquez angel@imse.cnm.es Barcelona, 29-30 / Septiembre / 2010 Materials in this course have been contributed
More informationLecture 3 Switched-Capacitor Circuits Trevor Caldwell
Advanced Analog Circuits Lecture 3 Switched-Capacitor Circuits Trevor Caldwell trevor.caldwell@analog.com Lecture Plan Date Lecture (Wednesday 2-4pm) Reference Homework 2017-01-11 1 MOD1 & MOD2 ST 2, 3,
More informationTopology Selection: Input
Project #2: Design of an Operational Amplifier By: Adrian Ildefonso Nedeljko Karaulac I have neither given nor received any unauthorized assistance on this project. Process: Baker s 50nm CAD Tool: Cadence
More informationA CMOS Low-Voltage, High-Gain Op-Amp
A CMOS Low-Voltage, High-Gain Op-Amp G N Lu and G Sou LEAM, Université Pierre et Marie Curie Case 203, 4 place Jussieu, 75252 Paris Cedex 05, France Telephone: (33 1) 44 27 75 11 Fax: (33 1) 44 27 48 37
More informationA Unity Gain Fully-Differential 10bit and 40MSps Sample-And-Hold Amplifier in 0.18μm CMOS
A Unity Gain Fully-Differential 0bit and 40MSps Sample-And-Hold Amplifier in 0.8μm CMOS Sanaz Haddadian, and Rahele Hedayati Abstract A 0bit, 40 MSps, sample and hold, implemented in 0.8-μm CMOS technology
More informationModulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies
A. Pena Perez, V.R. Gonzalez- Diaz, and F. Maloberti, ΣΔ Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies, IEEE Proceeding of Latin American Symposium on Circuits and Systems, Feb.
More informationLOW-POWER LOW-VOLTAGE SIGMA-DELTA MODULATORS IN NANOMETER CMOS
LOW-POWER LOW-VOLTAGE SIGMA-DELTA MODULATORS IN NANOMETER CMOS THE INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE Related Titles: ANALOG CIRCUITS AND SIGNAL PROCESSING Consulting Editor: Mohammed
More informationDesign of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications
Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications Prema Kumar. G Shravan Kudikala Casest, School Of Physics Casest, School Of Physics University Of Hyderabad
More informationSecond-Order Sigma-Delta Modulator in Standard CMOS Technology
SERBIAN JOURNAL OF ELECTRICAL ENGINEERING Vol. 1, No. 3, November 2004, 37-44 Second-Order Sigma-Delta Modulator in Standard CMOS Technology Dragiša Milovanović 1, Milan Savić 1, Miljan Nikolić 1 Abstract:
More informationECEN 474/704 Lab 6: Differential Pairs
ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers
More informationTWO AND ONE STAGES OTA
TWO AND ONE STAGES OTA F. Maloberti Department of Electronics Integrated Microsystem Group University of Pavia, 7100 Pavia, Italy franco@ele.unipv.it tel. +39-38-50505; fax. +39-038-505677 474 EE Department
More informationLow Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation
Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation Maryam Borhani, Farhad Razaghian Abstract A design for a rail-to-rail input and output operational amplifier is introduced.
More informationClass-AB Low-Voltage CMOS Unity-Gain Buffers
Class-AB Low-Voltage CMOS Unity-Gain Buffers Mariano Jimenez, Antonio Torralba, Ramón G. Carvajal and J. Ramírez-Angulo Abstract Class-AB circuits, which are able to deal with currents several orders of
More informationOn the Optimum Design of Regulated Cascode Operational Transconductance Amplifiers
On the Optimum Design of Regulated Cascode Operational Transconductance Amplifiers Thomas Burger and Qiuting Huang Swiss Federal Institute of Technology, Integrated Systems Laboratory CH-8092 Zürich, Switzerland
More informationArchitectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters
0 Architectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters F. Maloberti University of Pavia - Italy franco.maloberti@unipv.it 1 Introduction Summary Sigma-Delta
More informationSensors & Transducers Published by IFSA Publishing, S. L.,
Sensors & Transducers Published by IFSA Publishing, S. L., 208 http://www.sensorsportal.com Fully Differential Operation Amplifier Using Self Cascode MOSFET Structure for High Slew Rate Applications Kalpraj
More informationIOWA STATE UNIVERSITY. EE501 Project. Fully Differential Multi-Stage Op-Amp Design. Ryan Boesch 11/12/2008
IOWA STATE UNIVERSITY EE501 Project Fully Differential Multi-Stage Op-Amp Design Ryan Boesch 11/12/2008 This report documents the design, simulation, layout, and post-layout simulation of a fully differential
More informationDESIGN OF A FULLY DIFFERENTIAL HIGH-SPEED HIGH-PRECISION AMPLIFIER
DESIGN OF A FULLY DIFFERENTIAL HIGH-SPEED HIGH-PRECISION AMPLIFIER Mayank Gupta mayank@ee.ucla.edu N. V. Girish envy@ee.ucla.edu Design I. Design II. University of California, Los Angeles EE215A Term Project
More informationDesign of Analog and Mixed Integrated Circuits and Systems Theory Exercises
102726 Design of nalog and Mixed Theory Exercises Francesc Serra Graells http://www.cnm.es/~pserra/uab/damics paco.serra@imb-cnm.csic.es 1 Introduction to the Design of nalog Integrated Circuits 1.1 The
More information3 rd order Sigma-delta modulator with delayed feed-forward path for low-power applications
3 rd order Sigma-delta modulator with delayed feed-forward path for low-power applications Min-woong Lee, Seong-ik Cho Electronic Engineering Chonbuk National University 567 Baekje-daero, deokjin-gu, Jeonju-si,
More informationDesign Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage
Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage Sadeque Reza Khan Department of Electronic and Communication Engineering, National
More informationDESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS
DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS by Yves Geerts Alcatel Microelectronics, Belgium Michiel Steyaert KU Leuven, Belgium and Willy Sansen KU Leuven,
More informationd. Can you find intrinsic gain more easily by examining the equation for current? Explain.
EECS140 Final Spring 2017 Name SID 1. [8] In a vacuum tube, the plate (or anode) current is a function of the plate voltage (output) and the grid voltage (input). I P = k(v P + µv G ) 3/2 where µ is a
More informationSystem Level Design of a Continuous-Time Delta-Sigma Modulator for Portable Ultrasound Scanners
Downloaded from orbit.dtu.dk on: Jul 23, 2018 System Level Design of a Continuous-Time Delta-Sigma Modulator for Portable Ultrasound Scanners Llimos Muntal, Pere; Færch, Kjartan; Jørgensen, Ivan Harald
More informationLOW-POWER CHARGE-PUMP BASED SWITCHED-CAPACITOR CIRCUITS. Alireza Nilchi
LOW-POWER CHARGE-PUMP BASED SWITCHED-CAPACITOR CIRCUITS by Alireza Nilchi A thesis submitted in conformity with the requirements for the degree of Doctor of Philosophy Graduate Department of Electrical
More informationLecture 240 Cascode Op Amps (3/28/10) Page 240-1
Lecture 240 Cascode Op Amps (3/28/10) Page 2401 LECTURE 240 CASCODE OP AMPS LECTURE ORGANIZATION Outline Lecture Organization Single Stage Cascode Op Amps Two Stage Cascode Op Amps Summary CMOS Analog
More informationDesign for MOSIS Education Program
Design for MOSIS Education Program (Research) T46C-AE Project Title Low Voltage Analog Building Block Prepared by: C. Durisety, S. Chen, B. Blalock, S. Islam Institution: Department of Electrical and Computer
More informationA New Design Technique of CMOS Current Feed Back Operational Amplifier (CFOA)
Circuits and Systems, 2013, 4, 11-15 http://dx.doi.org/10.4236/cs.2013.41003 Published Online January 2013 (http://www.scirp.org/journal/cs) A New Design Technique of CMOS Current Feed Back Operational
More informationA Low-Voltage, Low-Power, Two-Stage Amplifier for Switched-Capacitor Applications in 90 nm CMOS Process
A Low-Voltage, Low-Power, Two-Stage Amplifier for Switched-Capacitor Applications in 90 nm CMOS Process S. H. Mirhosseini* and A. Ayatollahi* Downloaded from ijeee.iust.ac.ir at 16:45 IRDT on Tuesday April
More informationDesign and Layout of Two Stage High Bandwidth Operational Amplifier
Design and Layout of Two Stage High Bandwidth Operational Amplifier Yasir Mahmood Qureshi Abstract This paper presents the design and layout of a two stage, high speed operational amplifiers using standard
More informationMICROELECTRONIC CIRCUIT DESIGN Fifth Edition
MICROELECTRONIC CIRCUIT DESIGN Fifth Edition Richard C. Jaeger and Travis N. Blalock Answers to Selected Problems Updated 07/05/15 Chapter 1 1.5 1.52 years, 5.06 years 1.6 1.95 years, 6.52 years 1.9 402
More informationECEN 607 (ESS) Texas A&M University. Edgar Sánchez-Sinencio TI J. Kilby Chair Professor
1 ECEN 607 (ESS) Texas A&M University Edgar Sánchez-Sinencio TI J. Kilby Chair Professor Next we review the conventional Op Amp Design frequency response compensation techniques and also we introduced
More informationOn the Study of Improving Noise Shaping Techniques in Wide Bandwidth Sigma Delta Modulators
On the Study of Improving Noise Shaping Techniques in Wide Bandwidth Sigma Delta Modulators By Du Yun Master Degree in Electrical and Electronics Engineering 2013 Faculty of Science and Technology University
More informationA High-Driving Class-AB Buffer Amplifier with a New Pseudo Source Follower
A High-Driving Class-AB Buffer Amplifier with a New Pseudo Source Follower Chih-Wen Lu, Yen-Chih Shen and Meng-Lieh Sheu Abstract A high-driving class-ab buffer amplifier, which consists of a high-gain
More informationA Compact Folded-cascode Operational Amplifier with Class-AB Output Stage
A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage EEE 523 Advanced Analog Integrated Circuits Project Report Fuding Ge You are an engineer who is assigned the project to design
More informationSigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC
Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC Jinseok Koh Wireless Analog Technology Center Texas Instruments Inc. Dallas, TX Outline Fundamentals for ADCs Over-sampling and Noise
More informationRevision History. Contents
Revision History Ver. # Rev. Date Rev. By Comment 0.0 9/15/2012 Initial draft 1.0 9/16/2012 Remove class A part 2.0 9/17/2012 Comments and problem 2 added 3.0 10/3/2012 cmdmprobe re-simulation, add supplement
More informationAnalog Integrated Circuit Design Exercise 1
Analog Integrated Circuit Design Exercise 1 Integrated Electronic Systems Lab Prof. Dr.-Ing. Klaus Hofmann M.Sc. Katrin Hirmer, M.Sc. Sreekesh Lakshminarayanan Status: 21.10.2015 Pre-Assignments The lecture
More informationLow-Noise Amplifiers
007/Oct 4, 31 1 General Considerations Noise Figure Low-Noise Amplifiers Table 6.1 Typical LNA characteristics in heterodyne systems. NF IIP 3 db 10 dbm Gain 15 db Input and Output Impedance 50 Ω Input
More informationRail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation
Rail-To-Rail Op-Amp Design with Negative Miller Capacitance Compensation Muhaned Zaidi, Ian Grout, Abu Khari bin A ain Abstract In this paper, a two-stage op-amp design is considered using both Miller
More informationRadivoje Đurić, 2015, Analogna Integrisana Kola 1
Low power OTA 1 Two-Stage, Miller Op Amp Operating in Weak Inversion Low frequency response: gm1 gm6 Av 0 g g g g A v 0 ds2 ds4 ds6 ds7 I D m, ds D nvt g g I n GB and SR: GB 1 1 n 1 2 4 6 6 7 g 2 2 m1
More informationA 98dB 3.3V 28mW-per-channel multibit audio DAC in a standard 0.35µm CMOS technology
A 98dB 3.3V 28mW-per-channel multibit audio DAC in a standard 0.35µm CMOS technology M. Annovazzi, V. Colonna, G. Gandolfi, STMicroelectronics Via Tolomeo, 2000 Cornaredo (MI), Italy vittorio.colonna@st.com
More informationRe-configurable Switched Capacitor Sigma-Delta Modulator for MEMS Microphones in Mobiles
Re-configurable Switched Capacitor Sigma-Delta Modulator for MEMS Microphones in Mobiles M. Grassi, F. Conso, G. Rocca, P. Malcovati and A. Baschirotto Abstract This paper presents a reconfigurable discrete-time
More informationEE247 Lecture 26. This lecture is taped on Wed. Nov. 28 th due to conflict of regular class hours with a meeting
EE47 Lecture 6 This lecture is taped on Wed. Nov. 8 th due to conflict of regular class hours with a meeting Any questions regarding this lecture could be discussed during regular office hours or in class
More informationLow-Power Pipelined ADC Design for Wireless LANs
Low-Power Pipelined ADC Design for Wireless LANs J. Arias, D. Bisbal, J. San Pablo, L. Quintanilla, L. Enriquez, J. Vicente, J. Barbolla Dept. de Electricidad y Electrónica, E.T.S.I. de Telecomunicación,
More informationVery Low-Voltage Digital-Audio 16 Modulator with 88-dB Dynamic Range Using Local Switch Bootstrapping
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 3, MARCH 2001 349 Very Low-Voltage Digital-Audio 16 Modulator with 88-dB Dynamic Range Using Local Switch Bootstrapping Mohamed Dessouky, Student Member,
More informationEE247 Lecture 24. EE247 Lecture 24
EE247 Lecture 24 Administrative EE247 Final exam: Date: Wed. Dec. 15 th Time: -12:30pm-3:30pm- Location: 289 Cory Closed book/course notes No calculators/cell phones/pdas/computers Bring one 8x11 paper
More informationComparison between Analog and Digital Current To PWM Converter for Optical Readout Systems
Comparison between Analog and Digital Current To PWM Converter for Optical Readout Systems 1 Eun-Jung Yoon, 2 Kangyeob Park, 3* Won-Seok Oh 1, 2, 3 SoC Platform Research Center, Korea Electronics Technology
More informationMICROELECTRONIC CIRCUIT DESIGN Third Edition
MICROELECTRONIC CIRCUIT DESIGN Third Edition Richard C. Jaeger and Travis N. Blalock Answers to Selected Problems Updated 1/25/08 Chapter 1 1.3 1.52 years, 5.06 years 1.5 1.95 years, 6.46 years 1.8 113
More informationA 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset and over-120db CMRR
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 20, Number 4, 2017, 301 312 A 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset
More informationMicroelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits
Microelectronic Circuits II Ch 0 : Operational-Amplifier Circuits 0. The Two-stage CMOS Op Amp 0.2 The Folded-Cascode CMOS Op Amp CNU EE 0.- Operational-Amplifier Introduction - Analog ICs : operational
More informationA Continuous-time Sigma-delta Modulator with Clock Jitter Tolerant Self-resetting Return-to-zero Feedback DAC
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.18, NO.4, AUGUST, 2018 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2018.18.4.468 ISSN(Online) 2233-4866 A Continuous-time Sigma-delta Modulator
More informationINF4420 Switched capacitor circuits Outline
INF4420 Switched capacitor circuits Spring 2012 1 / 54 Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators 2 / 54 Introduction Discrete time analog
More informationECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN
ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN OPAMP DESIGN AND SIMULATION Vishal Saxena OPAMP DESIGN PROJECT R 2 v out v in /2 R 1 C L v in v out V CM R L V CM C L V CM -v in /2 R 1 C L (a) (b) R 2 ECE415/EO
More informationAtypical op amp consists of a differential input stage,
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 6, JUNE 1998 915 Low-Voltage Class Buffers with Quiescent Current Control Fan You, S. H. K. Embabi, and Edgar Sánchez-Sinencio Abstract This paper presents
More informationClass-AB Single-Stage OpAmp for Low-Power Switched-Capacitor Circuits
IEEE ISCAS 2015 Intro Architecture Circuits Design Results Conclusions 1/27 Class-AB Single-Stage OpAmp for Low-Power Switched-Capacitor Circuits S. Sutula 1, M. Dei 1, L. Terés 1,2 and F. Serra-Graells
More informationHigh Voltage and Temperature Auto Zero Op-Amp Cell Features Applications Process Technology Introduction Parameter Unit Rating
Analogue Integration AISC11 High Voltage and Temperature Auto Zero Op-Amp Cell Rev.1 12-1-5 Features High Voltage Operation: 4.5-3 V Precision, Auto-Zeroed Input Vos High Temperature Operation Low Quiescent
More informationDesign of a low voltage,low drop-out (LDO) voltage cmos regulator
Design of a low,low drop-out (LDO) cmos regulator Chaithra T S Ashwini Abstract- In this paper a low, low drop-out (LDO) regulator design procedure is proposed and implemented using 0.25 micron CMOS process.
More informationImproved SNR Integrator Design with Feedback Compensation for Modulator
Improved SNR Integrator Design with Feedback Compensation for Modulator 1 Varun Mishra, 2 Abhishek Bora, 3 Vishal Ramola 1 M.Tech Student, 2 M.Tech Student, 3 Assistant Professor 1 VLSI Design, 1 Faculty
More informationClass AB Output Stages for Low Voltage CMOS Opamps with Accurate Quiescent Current Control by Means of Dynamic Biasing
Analog Integrated Circuits and Signal Processing, 36, 69 77, 2003 c 2003 Kluwer Academic Publishers. Manufactured in The Netherlands. Class AB Output Stages for Low Voltage CMOS Opamps with Accurate Quiescent
More informationTHE USE of multibit quantizers in oversampling analogto-digital
966 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 57, NO. 12, DECEMBER 2010 A New DAC Mismatch Shaping Technique for Sigma Delta Modulators Mohamed Aboudina, Member, IEEE, and Behzad
More informationBasic Concepts and Architectures
CMOS Sigma-Delta Converters From Basics to State-of of-the-art Basic Concepts and Architectures Rocío del Río, R Belén Pérez-Verdú and José M. de la Rosa {rocio,belen,jrosa}@imse.cnm.es KTH, Stockholm,
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative EE247 Final exam: Date: Mon. Dec. 18 th Time: 12:30pm-3:30pm Location: 241 Cory Hall Extra office hours: Thurs. Dec. 14 th, 10:30am-12pm Closed book/course notes No calculators/cell
More informationINF4420. Switched capacitor circuits. Spring Jørgen Andreas Michaelsen
INF4420 Switched capacitor circuits Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators
More informationDesigning Analog and RF Circuits in Nanoscale CMOS Technologies: Scale the Supply, Reduce the Area and Use Digital Gates.
Designing Analog and RF Circuits in Nanoscale CMOS Technologies: Scale the Supply, Reduce the Area and Use Digital Gates. Peter Kinget Université Catholique de Louvain (Belgium) On sabbatical from: Columbia
More informationAppendix A Comparison of ADC Architectures
Appendix A Comparison of ADC Architectures A comparison of continuous-time delta-sigma (CT ), pipeline, and timeinterleaved (TI) SAR ADCs which target wide signal bandwidths (greater than 100 MHz) and
More informationOperational Amplifiers
CHAPTER 9 Operational Amplifiers Analog IC Analysis and Design 9- Chih-Cheng Hsieh Outline. General Consideration. One-Stage Op Amps / Two-Stage Op Amps 3. Gain Boosting 4. Common-Mode Feedback 5. Input
More information