Low-Voltage Low-Power Switched-Current Circuits and Systems
|
|
- Horatio Crawford
- 5 years ago
- Views:
Transcription
1 Low-Voltage Low-Power Switched-Current Circuits and Systems Nianxiong Tan and Sven Eriksson Dept. of Electrical Engineering Linköping University S Linköping, Sweden Abstract This paper presents low-voltage lowpower switched-current circuits and systems. Novel class AB configuration and common-mode feedforward are the essence. A delay line, oversampling A/D converter, and chopper-stabilized oversampling A/D converter were designed and implemented. Measurement results are presented as well. T P1 i -i T G1 T C1 T P2 ø 1 T G2 ø 1 TC2 M P1 M P2 ø 2 i o -i o I. INTRODUCTION The switched-current (SI) technique is a relatively new current-mode sampled-data signal processing technique that fully exploits digital CMOS process [1]. In SI circuits, signals are represented by current samples and linear capacitors or operational amplifiers are not needed. SI circuits as current-mode circuits are fully compatible with standard digital CMOS technology and thus a very good candidate for mixedmode VLSI systems on standard digital technology. This accounts for the increasing interest in the SI technique for filtering and data conversion applications [1-15]. As the power supply voltage for digital circuits keeps decreasing to save power, designing low-voltage low-power analog circuits in CMOS process significantly increases the performance/price ratio of mixed-mode VLSI systems. Therefore, low-voltage lowpower SI circuits and systems are of great importance. In this paper we will present low-voltage low-power SI circuits and systems. Following this Introduction, we will present the novel class-ab memory cell in Section II and the principle of common-mode feedforward (CMFF) in Section III. Section IV will present oversampling A/D converters with and without system level chopper stabilization. The test chip and experimental results will be presented in Section V. Finally, a brief conclusion will be given. II. NOVEL CLASS-AB SI MEMORY CELL Saving power is crucial in portable electronics systems. Class AB circuits offer the potential to realize power efficient SI filters and data converters. To have high performance, fully differential structures are highly preferred [1, 2]. In Fig. 1 we show the proposed fully differential class-ab SI memory cell. T N1 TN2 M N1 M N2 Fig. 1. Novel class AB memory cell. The input/output conductance ratio in SI circuits introduces transmission error [1]. Unlike the reported class AB memory cells that used circuit techniques to reduce output conductance [16, 17], this new class AB memory cell uses grounded gate amplifiers (GGAs) to increase the input conductance [4, 10, 11]. Increasing the input conductance is usually preferable as SI memory cells have a single input and often multiple outputs. The memory cell comprises two pairs of memory transistors and two GGAs. The memory transistor pair consist of transistors MN and MP, and the GGA consists of the grounded-gate transistor TG, current biasing transistor TP and cascoded current bias transistors TC and TN. The class AB memory cell bears some resemblance of the class A memory cells in [2, 8, 12], where the p-type memory transistor was used as a current biasing transistor. The class AB configuration as shown in Fig. 1 allows more power efficient realization of SI circuits, because the input current can be larger than the quiescent current in the memory transistor that can be designed to be small. Linearized small-signal analysis reveals that the input conductance is increased by the voltage gain of the ground-gate transistor TG. This provides a 'virtual ground' at the input and thus the transmission error due to the input/output conductance ratio is significantly reduced [2]. The class AB configuration itself reduces the charge injection error if we use an n-type transistor as the switch for the n-type memory transistor and a p- type transistor as the switch for the p-type memory transistor [16]. And the fully differential structure reduces the charge injection error as well [2]. The settling behavior is similar to the class A memory cells [2, 8, 12].
2 To ensure proper operation, every transistor should be in its saturation region. Therefore, the minimum power supply voltage is given by ( V gs V T ) P ( V gs V T ) G ( V gs V T ) C (1) ( V gs V T ) N ( 1m i 1) ( V gs V T ) and ( V T ) MP ( V T ) MN ( 1 m i ) ( V gs V T ) (2) where V gs V T ( ) P,( V gs V T ) G,( V gs V T ) C,( V gs V T ) N, and ( V gs V T ) are the saturation voltages of transistors TP, T G, TC, TN, and MN (or MP ), ( V T ) MP and V T respectively, ( ) MN are the threshold voltages of memory transistors MP and MN, and mi is the signal modulation index. From Eqs. (1) and (2) it is seen that the use of lowpower supply voltage, say 3.3 V, is possible, given the threshold voltages around 1V, even with large input currents. III. COMMON-MODE FEEDFORWARD Not addressed in the above discussion is the control of common-mode components. Common-mode feedback (CMFB) was used to control the common-mode components in [1, 2, 8, 12]. The traditional CMFB has following drawbacks while processing the commonmode components: 1) nonlinearity due to the use of inherent voltage-to-current and current-to-voltage conversions; and 2) speed limitation due to the use of feedback loop. Also noted is the limitation of the reduction in power supply voltage due to the larger than necessary drain voltage for the common-mode sense transistor [2], though level shifting can circumvent it [8, 12]. To eliminate all the drawbacks, we propose a general common-mode feedforward (CMFF) technique [4, 10, 11]. The essence is that we process the commonmode components in the true current-mode domain. In current-mode circuits, it is very easy to duplicate a current by a current mirror (this is also how currentmode circuits generate outputs). If we first duplicate and halve the fully differential outputs from a currentmode circuit block and summate them, we get the common-mode component current. Then, we subtract the common-mode current from the fully differential outputs. This is best illustrated in Fig. 2. (a) a model of a general current-mode circuit block during its output phase. I is the biasing current, Id and Id- are the differential output currents. Transistors Tn0 and Tn1 are matched. (b) a way of generating the common-mode current. Transistors Tn2 and Tn3 have the half size of transistors Tn0 and Tn1. Transistors Tp0, Tp1, and Tp2 have the same size, and J is the biasing current. Therefore, we get I cm = 1 ( 2 I I d d ), it is the common-mode component. (c) feeding to the following circuit block by wiring corresponding outputs together. The input currents to the following circuits are Id - Icm and Id- - Icm, rather than Id and Id-. Therefore, no common-mode component propagates to the following circuits. 1 2 T n0 3 5 I I 3 I 4 d I d- (a) T n1 T p T n2 T n3 I o I o- 4 6 (b) T p1 6 -I cm J Tp2 -I cm (c) Fig. 2. Illustration of the CMFF. The penalty of using CMFF is only the use of current mirrors, eliminating the drawbacks of using CMFB. And the CMFF technique can be applied to any current-mode circuits [4, 10, 11, 13-15]. IV. OVERSAMPLING A/D CONVERTERS Oversampling A/D converters are known to deliver high performance from relatively inaccurate analog components [18]. The SI technique makes it possible to realize analog circuits in a standard CMOS process [1]. Therefore, oversampling SI A/D converters are the best choice to realize real-time signal processing systems, fully utilizing inexpensive CMOS process [4, 10]. The interests in SI design and implementation of oversampling A/D converters are steadily increasing [4-15], especially with reduced power supply voltages [4, 8-15]. In Fig. 3, we show the second-order delta-sigma modulators. In Fig. 3 (a) is the SI modulator documented the optimum performance [4, 9, 10, 12] and in Fig. 3 (b) is the chopper-stabilized SI modulator [4, 10, 13]. The chopper stabilized modulator is known J
3 to be immune from the influence of low-frequency noise at the modulator input [19]. There is delay in both integrators of the SI modulator of Fig. 3 (a) to decouple settling chain and scaling is performed to have optimum signal swing. There is also delay in both differentiators of the chopper-stabilized SI modulator of Fig. 3 (b) to decouple settling chain between successive stages and scaling is performed to have optimum signal swing. This makes the chopper-stabilized structure for SI realization different from the one reported for SC realization [19]. x(t) z z 1 z 1 1 z 1 y(kt) delay line together with other test circuits is at the upper most, the SI modulator is in the middle, and the chopper-stabilized SI modulator is at the bottom. We measured the power spectra of the delay line using a spectrum analyzer. When the clock frequency was 5 MHz and the input was a 8-µA 5-kHz sinusoidal, the total harmonic distortion (THD) was less than - 50 db. When we further increased the input, the THD increased due to the slewing in the GGAs that can be improved by using larger bias current in the GGAs [2]. chopper (a) z x(t) 1 z 1 z 1 1 z 1 chopper y(kt) (b) Fig. 3. SI - modulators. (a) non-chopperstabilized, and (b) chopper-stabilized. Linear analysis and system-level simulation reveal that both circuits of Fig. 3 realize the second-order - modulators. That is Y( z)= z 2 X( z) ( 1 z 1 ) 2 Ez where Y(z) is the digital output, X(z) is the analog input, and E(z) is the linearized quantization error of the current quantizer, all expressed in the z domain. For VLSI realization, a major concern is the signal swing. System simulation indicates that both modulators of Figs. 3 (a) and 3 (b) only require a signal range in both integrators and differentiators slightly larger than twice the full-scale input range. Therefore, both modulators of Fig. 3 are good candidates for VLSI implementation where signal range is restricted. V. EXPERIMENTAL RESULTS ( ) (3) Both modulators of Fig. 3 were implemented in a 0.8-µm standard digital CMOS process. The memory cell of Fig. 1 and CMFF technique were used to construct the integrators and differentiators. The current quantizers were the one proposed in [20] because of its low input impedance. The converters were current sources controlled by the output of the current quantizers. Clocking and resetting were also considered due to the difference of SC and SI circuits [4, 10, 12]. Also implemented on the test chip was a delay line realized by cascading two memory cells. In Fig. 4 we show the photograph of the implemented test chip. The Fig. 4. Photograph of the test chip. The thermal noise in SI circuits is the dominant factor limiting SNR [1]. The thermal noise in SI circuits can be approximated by considering the thermal noise generated by the memory transistors and the noise bandwidth determined by the transconductance and gate capacitance of the memory transistors [1]. The calculated rms noise current in this design was about 33 na. With an input current of 16 µa, the delay line would deliver a SNR about 54 db. The measured SNR was about 50 db with a signal bandwidth of 2.5 MHz. It was quite close to the expected value. In Fig. 5, we show a measured power spectrum of the SI - modulator by performing a 64K-point FFT using a blackman window. The clock frequency was 2.45 MHz and the input was a 2-kHz 3-µA (- 6 db) sinusoidal. Large harmonic distortion can be seen in the plot. It was due to the saturation of the modulator when the input was approaching the full scale [18] and the distortion introduced by the SI circuits. The measured THD was - 61 db and the SNR was 58 db with a signal bandwidth of 10 khz. In Fig. 6, we show the measured power spectra of the chopper-stabilized SI - modulator by performing a 64K-point FFT using a blackman window. The clock frequency was 2.45 MHz and the input was a 2-kHz 3- µa (- 6 db) sinusoidal. In Fig. 6 (a) is the output power spectrum before the output chopper multiplication. It is
4 clear that the signal has been moved to high frequencies. In Fig. 6 (b) is the output power spectrum after the output chopper multiplication. The signal is at the low frequencies as seen in the figure. The measured THD was - 62 db and the SNR was 58 db with a signal bandwidth of 10 khz. Notice that the noise at low frequencies was mainly due to the input interface circuit. Fig. 5. Measured power spectrum of the SI modulator of Fig. 3 (a). sinusoidal, the clock frequency was 2.45 MHz, and the oversampling ratio (OSR) was 128. The measured dynamic range for both modulator was about 10.5 bits. If the quantization error had been the main reason, the second-order - modulator would have achieved a dynamic range over 13 bits [18]. The circuit noise played a major role in limiting the dynamic range. The calculated rms noise current in the SI circuits was about 33 na, with a peak input current 6 µa, the modulators would achieve a dynamic range of 45 db. Oversampling by a factor of 128 increased the dynamic range by 21 db. Therefore, the modulators could achieve a dynamic range of 66 db. The measured value was about 63 db, quite close to the expected value. Therefore it is confirmed that the dynamic range was mainly limited by the noise in the SI circuits not by the quantization noise. Large thermal noise in SI circuits is due to the small storage capacitance. On the contrary, the thermal noise in SC circuits is usually much smaller due to the larger storage capacitance. SC circuits can usually deliver higher dynamic range than SI circuits. But SC circuits need double-poly CMOS process that make them not completely compatible with the digital (single-poly) CMOS process [1]. The SI technique is an inexpensive alternative to the SC technique for medium accuracy applications [4]. Signal/(Noise THD) (db) Clock frequency = 2.45 MHz Signal frequency = 2 KHz OSR = 128 non-chopper chopper Signal Level (db) Fig. 6. Measured power spectra of the chopperstabilized SI modulator of Fig. 3 (b). (a) before the output chopper multiplication, and (b) after the output chopper multiplication. In Fig. 7 we show the measured signal/(noise THD) versus the input current. The signal was a 2-kHz Fig. 7. Measured SNR vs. input current of the SI modulators of Fig. 3. The 0-dB level is 6 µa. It is also seen from Fig. 7 that the chopper stabilized SI modulator did not offer the performance superiority. The reasons were 1) the circuits were secondgeneration SI circuits and correlated double sampling reduced the low-frequency noise; and 2) the thermal noise determined the noise floor on which the chopper stabilization had no effect. Not being able to demonstrate the advantages of the chopper stabilization at system level, the chopper-stabilized SI modulator was an interesting alternative to realizing oversampling A/D converters and there was no penalty in complexity except for some chopper switches.
5 We summarize the performance of the delay line in Table 1 and the performances of the SI modulators in Table 2. Table 1. Performance of the delay line Process 0.8 µ single-poly CMOS Chip area 0.06 mm 2 Power supply voltage 3.3 V Power dissipation 0.7 mw Sampling frequency 5 MHz THD (5 khz, 8-µA) - 50 db SNR (bandwidth 2.5 MHz) 50 db Table 2. Performance of the SI Modulators chopper-stabilized non chopper-stab. Process single-poly single-poly CMOS CMOS Chip area 0.26 mm mm 2 supply 3.3 V 3.3 V voltage Power diss. 3.2 mw 3.2 mw Clock freq MHz 2.45 MHz OSR Signal band. 9.6 KHz 9.6 KHz 0-dB level 6 µa 6 µa Dynamic range 10.5 bits 10.5 bits VI. CONCLUSIONS We have presented low-voltage low-power SI circuits and systems. The essence was the use of the fully differential class-ab memory cell and the common-mode feedforward technique. The class-ab configuration made possible power efficient realization of SI systems. The CMFF technique obviated the use of CMFB circuits, making low-voltage operation possible. Also presented have been the measurement results of the delay line, oversampling A/D converter, and chopper-stabilized oversampling A/D converter. The delay line sampled at 5 MHz gave a 50-dB SNR and a - 50-dB THD. The two oversampling SI A/D converters gave a 10.5-bit dynamic range in a 10-kHz bandwidth. The limitation in the dynamic range was mainly due to the thermal noise in the SI circuits. The measured power dissipation of the SI A/D converters was 3.2 mw and the supply voltage was 3.3 V. It has thus been proved that the SI technique is an inexpensive alternative to the SC technique. REFERENCES [1] C. Toumazou, J. B. Hughes, and N. C. Battersby, Switched-currents: an analogue technique for digital technology. Peter Peregrinus Ltd., [2] J. B. Hughes and K. W. Moulding, Switched-current signal processing for video frequencies and beyond, IEEE J. Solid-State Circuits, vol. 28, pp , Mar [3] J. B. Hughes and K. W. Moulding, A switched-current double sampling bilinear Z-transform filter technique, in Proc. IEEE International Symposium on Circuits and Systems, Vol. 5, pp , May [4] N. Tan, Oversampling A/D Converters and Current-Mode Techniques. Ph. D. Dissertation, Linköping University, Sweden, [5] S. J. Daubert and D. Vallancourt, A transistor-only current-mode - modulator, IEEE J. Solid-State Circuits, vol. 27, pp , May [6] P. J. Crawley and G. W. Roberts, Switched-current sigma-delta modulation for A/D conversion, in Proc. IEEE International Symposium on Circuits and Systems, pp , May [7] C. Toumazou and G. Saether, Switched-current circuits and systems, in Proc. IEEE International Symposium on Circuits and Systems, Vol. Tutorials, pp , May [8] N. Tan and S. Eriksson, A fully differential switchedcurrent delta-sigma modulator using a single 3.3-V power-supply voltage, in Proc. IEEE International Symposium on Circuits and Systems, Vol. 5, pp , May [9] N. Tan, B. Jonsson, and S. Eriksson, 3.3-V 11-bit deltasigma modulator using first-generation SI circuits, Electron. Lett., pp , Oct [10] N. Tan, Switched-current delta-sigma A/D converters, invited paper, in Proc. 12th Norchip Seminar, Gothenburg, Sweden, pp. 8-15, Nov [11] N. Tan and S. Eriksson, Low-voltage fully differential class-ab SI circuits with common-mode feedforward, to appear in Electronics Letters. [12] N. Tan and S. Eriksson, A low-voltage switched-current delta-sigma modulator, under revision for IEEE J. Solid- State Circuits. [13] N. Tan and S. Eriksson, A chopper-stabilized switchedcurrent delta-sigma A/D converter, , Report LiTH-ISY-R-1647, Linköping University, Sweden. [14] N. Tan and S. Eriksson, Low-voltage SI oversampling A/D converters for video frequencies and beyond, , Report LiTH-ISY-R-1674, Linköping University, Sweden. [15] N. Tan and S. Eriksson, A 1.2-V 0.8-mW switchedcurrent oversampling A/D converter, , Report LiTH-ISY-R-1675, Linköping University, Sweden.
6 [16] N. C. Battersby and C. Toumazou, Class AB switchedcurrent memory for analogue sampled data systems, Electron. Lett., vol. 27, pp , May [17] H. Träff and S. Eriksson, Class A and AB compact switched-current memory circuits, Electron. Lett., vol. 29, pp , Aug [18] J. C. Candy and G. C. Temes, Oversampling Delta-Sigma Data Converters: Theory, Design and Simulation. IEEE Press, [19] Y.-H. Chang, C.-Y. Wu, and T.-C. Yu, Chopperstabilized sigma-delta modulator, in Proc. IEEE International Symposium on Circuits and Systems, pp , May [20] H. Träff, Novel approach to high speed CMOS current comparator, Electron. Lett., vol. 28, pp , Jan
CHAPTER. delta-sigma modulators 1.0
CHAPTER 1 CHAPTER Conventional delta-sigma modulators 1.0 This Chapter presents the traditional first- and second-order DSM. The main sources for non-ideal operation are described together with some commonly
More informationA 2.5 V 109 db DR ADC for Audio Application
276 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.10, NO.4, DECEMBER, 2010 A 2.5 V 109 db DR ADC for Audio Application Gwangyol Noh and Gil-Cho Ahn Abstract A 2.5 V feed-forward second-order deltasigma
More informationSecond-Order Sigma-Delta Modulator in Standard CMOS Technology
SERBIAN JOURNAL OF ELECTRICAL ENGINEERING Vol. 1, No. 3, November 2004, 37-44 Second-Order Sigma-Delta Modulator in Standard CMOS Technology Dragiša Milovanović 1, Milan Savić 1, Miljan Nikolić 1 Abstract:
More informationA Novel Continuous-Time Common-Mode Feedback for Low-Voltage Switched-OPAMP
10.4 A Novel Continuous-Time Common-Mode Feedback for Low-oltage Switched-OPAMP M. Ali-Bakhshian Electrical Engineering Dept. Sharif University of Tech. Azadi Ave., Tehran, IRAN alibakhshian@ee.sharif.edu
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage
More informationClass-AB Low-Voltage CMOS Unity-Gain Buffers
Class-AB Low-Voltage CMOS Unity-Gain Buffers Mariano Jimenez, Antonio Torralba, Ramón G. Carvajal and J. Ramírez-Angulo Abstract Class-AB circuits, which are able to deal with currents several orders of
More informationA New Design Technique of CMOS Current Feed Back Operational Amplifier (CFOA)
Circuits and Systems, 2013, 4, 11-15 http://dx.doi.org/10.4236/cs.2013.41003 Published Online January 2013 (http://www.scirp.org/journal/cs) A New Design Technique of CMOS Current Feed Back Operational
More informationSWITCHED-CURRENTS an analogue technique for digital technology
SWITCHED-CURRENTS an analogue technique for digital technology Edited by С Toumazou, ]. B. Hughes & N. C. Battersby Supported by the IEEE Circuits and Systems Society Technical Committee on Analog Signal
More informationA new class AB folded-cascode operational amplifier
A new class AB folded-cascode operational amplifier Mohammad Yavari a) Integrated Circuits Design Laboratory, Department of Electrical Engineering, Amirkabir University of Technology, Tehran, Iran a) myavari@aut.ac.ir
More informationModulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies
A. Pena Perez, V.R. Gonzalez- Diaz, and F. Maloberti, ΣΔ Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies, IEEE Proceeding of Latin American Symposium on Circuits and Systems, Feb.
More informationISSCC 2001 / SESSION 23 / ANALOG TECHNIQUES / 23.2
ISSCC 2001 / SESSION 23 / ANALOG TECHNIQUES / 23.2 23.2 Dynamically Biased 1MHz Low-pass Filter with 61dB Peak SNR and 112dB Input Range Nagendra Krishnapura, Yannis Tsividis Columbia University, New York,
More informationA 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption
A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption IEEE Transactions on circuits and systems- Vol 59 No:3 March 2012 Abstract A class AB audio amplifier is used to drive
More informationA PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER
A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER M. Taherzadeh-Sani, R. Lotfi, and O. Shoaei ABSTRACT A novel class-ab architecture for single-stage operational amplifiers is presented. The structure
More informationTuesday, March 22nd, 9:15 11:00
Nonlinearity it and mismatch Tuesday, March 22nd, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 22nd of March:
More informationAtypical op amp consists of a differential input stage,
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 6, JUNE 1998 915 Low-Voltage Class Buffers with Quiescent Current Control Fan You, S. H. K. Embabi, and Edgar Sánchez-Sinencio Abstract This paper presents
More informationSummary 185. Chapter 4
Summary This thesis describes the theory, design and realization of precision interface electronics for bridge transducers and thermocouples that require high accuracy, low noise, low drift and simultaneously,
More informationA CMOS Low-Voltage, High-Gain Op-Amp
A CMOS Low-Voltage, High-Gain Op-Amp G N Lu and G Sou LEAM, Université Pierre et Marie Curie Case 203, 4 place Jussieu, 75252 Paris Cedex 05, France Telephone: (33 1) 44 27 75 11 Fax: (33 1) 44 27 48 37
More informationIN RECENT years, low-dropout linear regulators (LDOs) are
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 9, SEPTEMBER 2005 563 Design of Low-Power Analog Drivers Based on Slew-Rate Enhancement Circuits for CMOS Low-Dropout Regulators
More informationA Compact 2.4V Power-efficient Rail-to-rail Operational Amplifier. Strong inversion operation stops a proposed compact 3V power-efficient
A Compact 2.4V Power-efficient Rail-to-rail Operational Amplifier Abstract Strong inversion operation stops a proposed compact 3V power-efficient rail-to-rail Op-Amp from a lower total supply voltage.
More informationLow Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation
Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation Maryam Borhani, Farhad Razaghian Abstract A design for a rail-to-rail input and output operational amplifier is introduced.
More information3 rd order Sigma-delta modulator with delayed feed-forward path for low-power applications
3 rd order Sigma-delta modulator with delayed feed-forward path for low-power applications Min-woong Lee, Seong-ik Cho Electronic Engineering Chonbuk National University 567 Baekje-daero, deokjin-gu, Jeonju-si,
More informationEE247 Lecture 24. EE247 Lecture 24
EE247 Lecture 24 Administrative EE247 Final exam: Date: Wed. Dec. 15 th Time: -12:30pm-3:30pm- Location: 289 Cory Closed book/course notes No calculators/cell phones/pdas/computers Bring one 8x11 paper
More informationHDL-A MODELLING OF SWITCHED-CURRENT DELTA SIGMA A/D CONVERTERS
HDL-A MODELLING OF SWITCHED-CURRENT DELTA SIGMA A/D CONVERTERS C. Rubio, S. Bota, J.G. Macías, J. Samitier Lab. Sistemes d Instrumentació i Comunicacions Dept. Electrònica. Universitat de Barcelona C/
More informationLow Power and Fast Transient High Swing CMOS Telescopic Operational Amplifier
RESEARCH ARTICLE OPEN ACCESS Low Power and Fast Transient High Swing CMOS Telescopic Operational Amplifier Akshay Kumar Kansal 1, Asst Prof. Gayatri Sakya 2 Electronics and Communication Department, 1,2
More informationCMOS Circuit for Low Photocurrent Measurements
CMOS Circuit for Low Photocurrent Measurements W. Guggenbühl, T. Loeliger, M. Uster, and F. Grogg Electronics Laboratory Swiss Federal Institute of Technology Zurich, Switzerland A CMOS amplifier / analog-to-digital
More informationA 98dB 3.3V 28mW-per-channel multibit audio DAC in a standard 0.35µm CMOS technology
A 98dB 3.3V 28mW-per-channel multibit audio DAC in a standard 0.35µm CMOS technology M. Annovazzi, V. Colonna, G. Gandolfi, STMicroelectronics Via Tolomeo, 2000 Cornaredo (MI), Italy vittorio.colonna@st.com
More informationAn Ultra Low-Voltage and Low-Power OTA Using Bulk-Input Technique and Its Application in Active-RC Filters
Circuits and Systems, 2011, 2, 183-189 doi:10.4236/cs.2011.23026 Published Online July 2011 (http://www.scirp.org/journal/cs) An Ultra Low-Voltage and Low-Power OTA Using Bulk-Input Technique and Its Application
More informationLecture 300 Low Voltage Op Amps (3/28/10) Page 300-1
Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1 LECTURE 300 LOW VOLTAGE OP AMPS LECTURE ORGANIZATION Outline Introduction Low voltage input stages Low voltage gain stages Low voltage bias circuits
More informationLow-power Sigma-Delta AD Converters
Low-power Sigma-Delta AD Converters Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 211 Table of contents Delta-sigma modulation The switch problem The
More informationA low voltage rail-to-rail operational amplifier with constant operation and improved process robustness
Graduate Theses and Dissertations Graduate College 2009 A low voltage rail-to-rail operational amplifier with constant operation and improved process robustness Rien Lerone Beal Iowa State University Follow
More informationDesign and Simulation of an Operational Amplifier with High Gain and Bandwidth for Switched Capacitor Filters
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 11, Issue 1 Ver. II (Jan. Feb. 2016), PP 47-53 www.iosrjournals.org Design and Simulation
More informationDesign of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications
RESEARCH ARTICLE OPEN ACCESS Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications Sharon Theresa George*, J. Mangaiyarkarasi** *(Department of Information and Communication
More informationDesign for MOSIS Education Program
Design for MOSIS Education Program (Research) T46C-AE Project Title Low Voltage Analog Building Block Prepared by: C. Durisety, S. Chen, B. Blalock, S. Islam Institution: Department of Electrical and Computer
More informationSigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC
Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC Jinseok Koh Wireless Analog Technology Center Texas Instruments Inc. Dallas, TX Outline Fundamentals for ADCs Over-sampling and Noise
More informationAN increasing number of video and communication applications
1470 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 9, SEPTEMBER 1997 A Low-Power, High-Speed, Current-Feedback Op-Amp with a Novel Class AB High Current Output Stage Jim Bales Abstract A complementary
More informationA New Low Voltage Low Power Fully Differential Current Buffer and Its Application as a Voltage Amplifier
A New Low Voltage Low Power Fully Differential Current Buffer and Its Application as a Voltage Amplifier L. Safari and S. J. Azhari Abstract In this paper a novel low voltage low power fully differential
More informationDesign and Simulation of Low Dropout Regulator
Design and Simulation of Low Dropout Regulator Chaitra S Kumar 1, K Sujatha 2 1 MTech Student, Department of Electronics, BMSCE, Bangalore, India 2 Assistant Professor, Department of Electronics, BMSCE,
More informationRELAXED TIMING ISSUE IN GLOBAL FEEDBACK PATHS OF UNITY- STF SMASH SIGMA DELTA MODULATOR ARCHITECTURE
RELAXED TIMING ISSUE IN GLOBAL FEEDBACK PATHS OF UNITY- STF SMASH SIGMA DELTA MODULATOR ARCHITECTURE Mehdi Taghizadeh and Sirus Sadughi Department of Electrical Engineering, Science and Research Branch,
More informationDAT175: Topics in Electronic System Design
DAT175: Topics in Electronic System Design Analog Readout Circuitry for Hearing Aid in STM90nm 21 February 2010 Remzi Yagiz Mungan v1.10 1. Introduction In this project, the aim is to design an adjustable
More informationArchitectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters
0 Architectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters F. Maloberti University of Pavia - Italy franco.maloberti@unipv.it 1 Introduction Summary Sigma-Delta
More informationISSCC 2006 / SESSION 16 / MEMS AND SENSORS / 16.1
16.1 A 4.5mW Closed-Loop Σ Micro-Gravity CMOS-SOI Accelerometer Babak Vakili Amini, Reza Abdolvand, Farrokh Ayazi Georgia Institute of Technology, Atlanta, GA Recently, there has been an increasing demand
More informationMASH 2-1 MULTI-BIT SIGMA-DELTA MODULATOR FOR WLAN L 2 ( ) ( ) 1( 1 1 1
MASH 2- MULTI-BIT SIGMA-DELTA MODULATOR FOR WLAN Yu hang, Ning Xie, Hui Wang and Yejun He College of Information Engineering, Shenzhen University, Shenzhen, Guangdong 58060, China kensouren@yahoo.com.cn
More informationMicroelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits
Microelectronic Circuits II Ch 0 : Operational-Amplifier Circuits 0. The Two-stage CMOS Op Amp 0.2 The Folded-Cascode CMOS Op Amp CNU EE 0.- Operational-Amplifier Introduction - Analog ICs : operational
More informationUltra-Low-Voltage Floating-Gate Transconductance Amplifiers
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 48, NO. 1, JANUARY 2001 37 Ultra-Low-Voltage Floating-Gate Transconductance Amplifiers Yngvar Berg, Tor S. Lande,
More informationLow-voltage high dynamic range CMOS exponential function generator
Applied mathematics in Engineering, Management and Technology 3() 015:50-56 Low-voltage high dynamic range CMOS exponential function generator Behzad Ghanavati Department of Electrical Engineering, College
More informationA 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset and over-120db CMRR
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 20, Number 4, 2017, 301 312 A 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset
More informationVery Low-Voltage Digital-Audio 16 Modulator with 88-dB Dynamic Range Using Local Switch Bootstrapping
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 3, MARCH 2001 349 Very Low-Voltage Digital-Audio 16 Modulator with 88-dB Dynamic Range Using Local Switch Bootstrapping Mohamed Dessouky, Student Member,
More informationTHE TREND toward implementing systems with low
724 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 30, NO. 7, JULY 1995 Design of a 100-MHz 10-mW 3-V Sample-and-Hold Amplifier in Digital Bipolar Technology Behzad Razavi, Member, IEEE Abstract This paper
More informationA High-Driving Class-AB Buffer Amplifier with a New Pseudo Source Follower
A High-Driving Class-AB Buffer Amplifier with a New Pseudo Source Follower Chih-Wen Lu, Yen-Chih Shen and Meng-Lieh Sheu Abstract A high-driving class-ab buffer amplifier, which consists of a high-gain
More informationA New Current-Mode Sigma Delta Modulator
A New Current-Mode Sigma Delta Modulator Ebrahim Farshidi 1 1 Department of Electrical Engineering, Faculty of Engineering, Shoushtar Branch, Islamic Azad university, Shoushtar, Iran e_farshidi@hotmail.com
More informationImproved SNR Integrator Design with Feedback Compensation for Modulator
Improved SNR Integrator Design with Feedback Compensation for Modulator 1 Varun Mishra, 2 Abhishek Bora, 3 Vishal Ramola 1 M.Tech Student, 2 M.Tech Student, 3 Assistant Professor 1 VLSI Design, 1 Faculty
More informationA Current Mirroring Integration Based Readout Circuit for High Performance Infrared FPA Applications
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 50, NO. 4, APRIL 2003 181 A Current Mirroring Integration Based Readout Circuit for High Performance Infrared FPA
More informationLecture 240 Cascode Op Amps (3/28/10) Page 240-1
Lecture 240 Cascode Op Amps (3/28/10) Page 2401 LECTURE 240 CASCODE OP AMPS LECTURE ORGANIZATION Outline Lecture Organization Single Stage Cascode Op Amps Two Stage Cascode Op Amps Summary CMOS Analog
More informationDesign of High-Speed Op-Amps for Signal Processing
Design of High-Speed Op-Amps for Signal Processing R. Jacob (Jake) Baker, PhD, PE Professor and Chair Boise State University 1910 University Dr. Boise, ID 83725-2075 jbaker@ieee.org Abstract - As CMOS
More informationA 1-V recycling current OTA with improved gain-bandwidth and input/output range
LETTER IEICE Electronics Express, Vol.11, No.4, 1 9 A 1-V recycling current OTA with improved gain-bandwidth and input/output range Xiao Zhao 1,2, Qisheng Zhang 1,2a), and Ming Deng 1,2 1 Key Laboratory
More informationFractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter
J. Park, F. Maloberti: "Fractional-N PLL with 90 Phase Shift Lock and Active Switched-Capacitor Loop Filter"; Proc. of the IEEE Custom Integrated Circuits Conference, CICC 2005, San Josè, 21 September
More informationComparison between Analog and Digital Current To PWM Converter for Optical Readout Systems
Comparison between Analog and Digital Current To PWM Converter for Optical Readout Systems 1 Eun-Jung Yoon, 2 Kangyeob Park, 3* Won-Seok Oh 1, 2, 3 SoC Platform Research Center, Korea Electronics Technology
More informationA High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology
A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology Ch. Anandini 1, Ram Kumar 2, F. A. Talukdar 3 1,2,3 Department of Electronics & Communication Engineering,
More informationTWO AND ONE STAGES OTA
TWO AND ONE STAGES OTA F. Maloberti Department of Electronics Integrated Microsystem Group University of Pavia, 7100 Pavia, Italy franco@ele.unipv.it tel. +39-38-50505; fax. +39-038-505677 474 EE Department
More informationLow-Power Realization of FIR Filters Using Current-Mode Analog Design Techniques
Low-Power Realization of FIR Filters Using Current-Mode Analog Design Techniques Venkatesh Srinivasan, Gail Rosen and Paul Hasler School of Electrical and Computer Engineering Georgia Institute of Technology,
More informationA 102-dB-SNR mixed CT/DT ADC with capacitor digital self-calibration for RC spread compensation
Vol. 32, No. 8 Journal of Semiconductors August 2011 A 102-dB-SNR mixed CT/DT ADC with capacitor digital self-calibration for RC spread compensation Liu Yan( 刘岩 ), Hua Siliang( 华斯亮 ), Wang Donghui( 王东辉
More informationRadivoje Đurić, 2015, Analogna Integrisana Kola 1
OTA-output buffer 1 According to the types of loads, the driving capability of the output stages differs. For switched capacitor circuits which have high impedance capacitive loads, class A output stage
More informationInter-Ing INTERDISCIPLINARITY IN ENGINEERING SCIENTIFIC INTERNATIONAL CONFERENCE, TG. MUREŞ ROMÂNIA, November 2007.
Inter-Ing 2007 INTERDISCIPLINARITY IN ENGINEERING SCIENTIFIC INTERNATIONAL CONFERENCE, TG. MUREŞ ROMÂNIA, 15-16 November 2007. A FULLY BALANCED, CCII-BASED TRANSCONDUCTANCE AMPLIFIER AND ITS APPLICATION
More informationMANY PORTABLE devices available in the market, such
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 59, NO. 3, MARCH 2012 133 A 16-Ω Audio Amplifier With 93.8-mW Peak Load Power and 1.43-mW Quiescent Power Consumption Chaitanya Mohan,
More informationECEN 474/704 Lab 6: Differential Pairs
ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers
More informationADVANCES in CMOS technology have led to aggressive
1972 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 9, SEPTEMBER 2005 A 0.8-V Accurately Tuned Linear Continuous-Time Filter Gowtham Vemulapalli, Pavan Kumar Hanumolu, Student Member, IEEE, Youn-Jae
More informationRail to Rail Input Amplifier with constant G M and High Unity Gain Frequency. Arun Ramamurthy, Amit M. Jain, Anuj Gupta
1 Rail to Rail Input Amplifier with constant G M and High Frequency Arun Ramamurthy, Amit M. Jain, Anuj Gupta Abstract A rail to rail input, 2.5V CMOS input amplifier is designed that amplifies uniformly
More informationDesign and Simulation of Low Voltage Operational Amplifier
Design and Simulation of Low Voltage Operational Amplifier Zach Nelson Department of Electrical Engineering, University of Nevada, Las Vegas 4505 S Maryland Pkwy, Las Vegas, NV 89154 United States of America
More informationPublication [P3] By choosing to view this document, you agree to all provisions of the copyright laws protecting it.
Publication [P3] Copyright c 2006 IEEE. Reprinted, with permission, from Proceedings of IEEE International Solid-State Circuits Conference, Digest of Technical Papers, 5-9 Feb. 2006, pp. 488 489. This
More informationCascaded Noise-Shaping Modulators for Oversampled Data Conversion
Cascaded Noise-Shaping Modulators for Oversampled Data Conversion Bruce A. Wooley Stanford University B. Wooley, Stanford, 2004 1 Outline Oversampling modulators for A/D conversion Cascaded noise-shaping
More informationCSE 577 Spring Insoo Kim, Kyusun Choi Mixed Signal CHIP Design Lab. Department of Computer Science & Engineering The Penn State University
CSE 577 Spring 2011 Basic Amplifiers and Differential Amplifier, Kyusun Choi Mixed Signal CHIP Design Lab. Department of Computer Science & Engineering The Penn State University Don t let the computer
More informationALTHOUGH zero-if and low-if architectures have been
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 6, JUNE 2005 1249 A 110-MHz 84-dB CMOS Programmable Gain Amplifier With Integrated RSSI Function Chun-Pang Wu and Hen-Wai Tsao Abstract This paper describes
More informationOperational Amplifiers
CHAPTER 9 Operational Amplifiers Analog IC Analysis and Design 9- Chih-Cheng Hsieh Outline. General Consideration. One-Stage Op Amps / Two-Stage Op Amps 3. Gain Boosting 4. Common-Mode Feedback 5. Input
More informationIJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 02, 2016 ISSN (online):
IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 02, 2016 ISSN (online): 2321-0613 Design & Analysis of CMOS Telescopic Operational Transconductance Amplifier (OTA) with
More informationHow to turn an ADC into a DAC: A 110dB THD, 18mW DAC using sampling of the output and feedback to reduce distortion
How to turn an ADC into a DAC: A 110dB THD, 18mW DAC using sampling of the output and feedback to reduce distortion Axel Thomsen, Design Manager Silicon Laboratories Inc. Austin, TX 1 Why this talk? A
More informationNew Four-Quadrant CMOS Current-Mode and Voltage-Mode Multipliers
Analog Integrated Circuits and Signal Processing, 45, 295 307, 2005 c 2005 Springer Science + Business Media, Inc. Manufactured in The Netherlands. New Four-Quadrant CMOS Current-Mode and Voltage-Mode
More informationISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4
ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4 25.4 A 1.8V 14b 10MS/s Pipelined ADC in 0.18µm CMOS with 99dB SFDR Yun Chiu, Paul R. Gray, Borivoje Nikolic University of California, Berkeley,
More informationCHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN
93 CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN 4.1 INTRODUCTION Ultra Wide Band (UWB) system is capable of transmitting data over a wide spectrum of frequency bands with low power and high data
More informationCombining Multipath and Single-Path Time-Interleaved Delta-Sigma Modulators Ahmed Gharbiya and David A. Johns
1224 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 12, DECEMBER 2008 Combining Multipath and Single-Path Time-Interleaved Delta-Sigma Modulators Ahmed Gharbiya and David A.
More informationAnalysis of CMOS Second Generation Current Conveyors
Analysis of CMOS Second Generation Current Conveyors Mrugesh K. Gajjar, PG Student, Gujarat Technology University, Electronics and communication department, LCIT, Bhandu Mehsana, Gujarat, India Nilesh
More informationRail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation
Rail-To-Rail Op-Amp Design with Negative Miller Capacitance Compensation Muhaned Zaidi, Ian Grout, Abu Khari bin A ain Abstract In this paper, a two-stage op-amp design is considered using both Miller
More informationInput Stage Concerns. APPLICATION NOTE 656 Design Trade-Offs for Single-Supply Op Amps
Maxim/Dallas > App Notes > AMPLIFIER AND COMPARATOR CIRCUITS Keywords: single-supply, op amps, amplifiers, design, trade-offs, operational amplifiers Apr 03, 2000 APPLICATION NOTE 656 Design Trade-Offs
More informationDesign and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.
Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.Nagabhushan #2 #1 M.Tech student, Dept. of ECE. M.S.R.I.T, Bangalore, INDIA #2 Asst.
More informationAnalog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem
Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem A report Submitted to Canopus Systems Inc. Zuhail Sainudeen and Navid Yazdi Arizona State University July 2001 1. Overview
More informationLow Voltage SC Circuit Design with Low - V t MOSFETs
Low Voltage SC Circuit Design with Low - V t MOSFETs Seyfi S. azarjani and W. Martin Snelgrove Department of Electronics, Carleton University, Ottawa Canada K1S-56 Tel: (613)763-8473, E-mail: seyfi@doe.carleton.ca
More informationChapter 12 Opertational Amplifier Circuits
1 Chapter 12 Opertational Amplifier Circuits Learning Objectives 1) The design and analysis of the two basic CMOS op-amp architectures: the two-stage circuit and the single-stage, folded cascode circuit.
More informationSingle-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 1, JANUARY 2003 141 Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators Yuping Toh, Member, IEEE, and John A. McNeill,
More informationAPPLICATION NOTE 3942 Optimize the Buffer Amplifier/ADC Connection
Maxim > Design Support > Technical Documents > Application Notes > Communications Circuits > APP 3942 Maxim > Design Support > Technical Documents > Application Notes > High-Speed Interconnect > APP 3942
More informationDesign of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications
Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications Prema Kumar. G Shravan Kudikala Casest, School Of Physics Casest, School Of Physics University Of Hyderabad
More informationAn 8- bit current mode ripple folding A/D converter
H. Dinc, F. Maloberti: "An 8-bit current mode ripple folding A/D converter"; Proc. of the 2003 Int. Symposium on Circuits and Systems, ISCAS 2003, Bangkok, 25-28 May 2003, Vol. 1, pp. 981-984. 20xx IEEE.
More informationDesign and Analysis of Current-to-Voltage and Voltage - to-current Converters using 0.35µm technology
Design and Analysis of Current-to-Voltage and Voltage - to-current Converters using 0.35µm technology Kopal Gupta 1, Prof. B. P Singh 2, Rockey Choudhary 3 1 M.Tech (VLSI Design ) at Mody Institute of
More informationPerformance Analysis of Low Power, High Gain Operational Amplifier Using CMOS VLSI Design
RESEARCH ARTICLE OPEN ACCESS Performance Analysis of Low Power, High Gain Operational Amplifier Using CMOS VLSI Design Ankush S. Patharkar*, Dr. Shirish M. Deshmukh** *(Department of Electronics and Telecommunication,
More informationA Multichannel Pipeline Analog-to-Digital Converter for an Integrated 3-D Ultrasound Imaging System
1266 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 7, JULY 2003 A Multichannel Pipeline Analog-to-Digital Converter for an Integrated 3-D Ultrasound Imaging System Kambiz Kaviani, Student Member,
More informationA 100MHz CMOS wideband IF amplifier
A 100MHz CMOS wideband IF amplifier Sjöland, Henrik; Mattisson, Sven Published in: IEEE Journal of Solid-State Circuits DOI: 10.1109/4.663569 1998 Link to publication Citation for published version (APA):
More informationFOR applications such as implantable cardiac pacemakers,
1576 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 10, OCTOBER 1997 Low-Power MOS Integrated Filter with Transconductors with Spoilt Current Sources M. van de Gevel, J. C. Kuenen, J. Davidse, and
More informationLow power high-gain class-ab OTA with dynamic output current scaling
LETTER IEICE Electronics Express, Vol.0, No.3, 6 Low power high-gain class-ab OTA with dynamic output current scaling Youngil Kim a) and Sangsun Lee b) Department Nanoscale Semiconductor Engineering, Hanyang
More informationReconfigurable Low-Power Continuous-Time Sigma-Delta Converter for Multi- Standard Applications
ECEN-60: Mixed-Signal Interfaces Instructor: Sebastian Hoyos ASSIGNMENT 6 Reconfigurable Low-Power Continuous-Time Sigma-Delta Converter for Multi- Standard Applications ) Please use SIMULINK to design
More informationDESIGN OF A FULLY DIFFERENTIAL HIGH-SPEED HIGH-PRECISION AMPLIFIER
DESIGN OF A FULLY DIFFERENTIAL HIGH-SPEED HIGH-PRECISION AMPLIFIER Mayank Gupta mayank@ee.ucla.edu N. V. Girish envy@ee.ucla.edu Design I. Design II. University of California, Los Angeles EE215A Term Project
More informationTransconductance Amplifier Structures With Very Small Transconductances: A Comparative Design Approach
770 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 6, JUNE 2002 Transconductance Amplifier Structures With Very Small Transconductances: A Comparative Design Approach Anand Veeravalli, Student Member,
More informationLow-Power Pipelined ADC Design for Wireless LANs
Low-Power Pipelined ADC Design for Wireless LANs J. Arias, D. Bisbal, J. San Pablo, L. Quintanilla, L. Enriquez, J. Vicente, J. Barbolla Dept. de Electricidad y Electrónica, E.T.S.I. de Telecomunicación,
More information