Lecture 240 Cascode Op Amps (3/28/10) Page 2401


 Flora Small
 1 years ago
 Views:
Transcription
1 Lecture 240 Cascode Op Amps (3/28/10) Page 2401 LECTURE 240 CASCODE OP AMPS LECTURE ORGANIZATION Outline Lecture Organization Single Stage Cascode Op Amps Two Stage Cascode Op Amps Summary CMOS Analog Circuit Design, 2 nd Edition Reference Pages Lecture 240 Cascode Op Amps (3/28/10) Page 2402 Cascode Op Amps Why cascode op amps? Control of the frequency behavior Can get more gain by increasing the output resistance of a stage In the past section, PSRR of the twostage op amp was insufficient for many applications A twostage op amp can become unstable for large load capacitors (if nulling resistor is not used) The cascode op amp leads to wider ICMR and/or smaller power supply requirements Where Should the Cascode Technique be Used? First stage Good noise performance Requires level translation to second stage Degrades the Miller compensation Second stage Self compensating Increases the efficiency of the Miller compensation Increases PSRR
2 Lecture 240 Cascode Op Amps (3/28/10) Page 2403 SINGLE STAGE CASCODE OP AMPS Simple Single Stage Cascode Op Amp V PBias2 MC3 MC4 v o1 Implementation of the floating voltage VBias which must equal MB3 2V ON V T. V PBias2 MC3 MB4 MC4 MC1 MC2 M1 M2 V Bias vin 2 2 V NBias1 M5 V SS MB5 MC1 MC2 M1 M2 VBias MB1 MB2 vin 2 2 V NBias1 M5 V SS R out of the first stage is R I (g mc2 r dsc2 r ds2 ) (g mc4 r dsc4 r ds4 ) Voltage gain = v o1 = g m1 R I [The gain is increased by approximately 0.5(g MC r dsc )] As a single stage op amp, the compensation capacitor becomes the load capacitor. Lecture 240 Cascode Op Amps (3/28/10) Page 2404 Example 2401 SingleStage, Cascode Op Amp Performance Assume that all W/L ratios are 10 μm/1 μm, and that I DS1 = I DS2 = 50 μa of single stage op amp. Find the voltage gain of this op amp and the value of C I if GB = 10 MHz. Use K N = 120μA/V 2, K P = 25μA/V 2, V TN = 0.5V, V TP = 0.5V, N = 0.06V 1 and P = 0.08V 1. Solution The device transconductances are g m1 = g m2 = g mi = μs g mc1 = g mc2 = 346.4μS g mc3 = g mc4 = μs. The output resistance of the NMOS and PMOS devices is M and 0.25 M, respectively. R I = 7.86 M A v (0) = 2,722 V/V. For a unitygain bandwidth of 10 MHz, the value of C I is 5.51 pf. What happens if a 100pF capacitor is attached to this op amp? GB goes from 10MHz to 0.551MHz.
3 Lecture 240 Cascode Op Amps (3/28/10) Page 2405 Enhanced Gain, Single Stage, Cascode Op Amp M7 M8 M7 M8 M5 A A A M6 v OUT M5 V PB1 V NB1 M15 M16 VDD M13 M14 M11 M12 M6 v OUT v IN M1 V NB1 M9 M2 v IN V NB1 M1 M9 M2 M From inspection, we can write the voltage gain as, A v = v OUT v = g IN m1 R out where R out = (Ar ds6 g m6 r ds8 ) (Ar ds2 g m4 r ds4 ) Since A g m r ds /2 the voltage gain would be equal to 100,000 to 500,000. Output is not optimized for maximum signal swing. Lecture 240 Cascode Op Amps (3/28/10) Page 2406 TWOSTAGE, CASCODE OP AMPS TwoStage Op Amp with a Cascoded FirstStage MC3 R MC1 M1 2 MB3 VBias MB5 VBias MB1 MB2 M5 V SS MB4 v o1 MC4 MC2 M2 v in 2 MT2 MT1 C c M6 M7 Current MT1 and MT2 are required for level shifting from the firststage to the second. The PSRR is improved by the presence of MT1 Internal loop pole at the gate of M6 may cause the Miller compensation to fail. p 3 p2 The voltage gain of this op amp could easily be 100,000V/V I D6 V T6 W 6 /L 6 W 6 /L 6 << W 6 /L 6 V SG6 V SG6 = Volts = V SD4 V SD4 V SDC4 p 1 jω σ z 1 Fig. 6.52A
4 Lecture 240 Cascode Op Amps (3/28/10) Page 2407 TwoStage Op Amp with a Cascode SecondStage A v = g mi g mii R I R II where g mi = g m1 = g m2, g mii = g m6, and R I = 1 2 g ds2 g ds4 = ( 2 4 )I D5 R II = (g mc6 r dsc6 r ds6 ) (g mc7 r dsc7 r ds7 ) Comments: The secondstage gain has greatly increased improving the Miller compensation M1 M2 The overall gain is approximately (g m r ds )3 or very large Output pole, p 2, is approximately the same if C c is constant The zero RHP is the same if C c is constant PSRR is poor unless the Miller compensation is removed (then the op amp becomes self compensated) VBias M5 R z V SS VBP C c VBN M6 MC6 MC7 M7 C L Fig Lecture 240 Cascode Op Amps (3/28/10) Page 2408 A Balanced, TwoStage Op Amp using a Cascode Output Stage = g m1 g m8 g m3 2 g m2g m6 g m4 2 R II M6 = g m1 2 g m2 M8 V 2 kv PB2 in R II = g m1 k R II v M7 in where M1 M2 R II = (g m7 r ds7 r ds6 ) (g m12 r ds12 r ds11 ) V M9 NB2 M12 C L and k = g m8 g m3 = g M5 M10 m6 M11 g m4 V NB This op amp is balanced because the draintoground loads for M1 and M2 are identical. TABLE 1 Design Relationships for Balanced, Cascode Output Stage Op Amp. Slew rate = I out C L V in (max) = V SS I 5 1/2 3 GB = g m1g m8 g m3 C L A v = 1 g m1 g m8 2 g m2g m6 g m3 g m4 R II V TO3 (max) V T1 (min) V in (min) = V SS V DS5 1/2 1 V T1 (min) I 5
5 Lecture 240 Cascode Op Amps (3/28/10) Page 2409 Example 2402 Design of Balanced, Cascoded Output Stage Op Amp Design a balanced, cascoded output stage op amp using the procedure outlined above. The specifications of the design are as follows: = 2.5 V (V SS = 0) Slew rate = 5 V/μs with a 50 pf load GB = 10 MHz with a 25 pf load A v 5000 Input CMR = 1V to 2 V 0.5V < Output swing < 2 V Use K N =120μA/V 2, K P = 25μA/V 2, V TN = V TP = 0.5V, N = 0.06V 1, and P = 0.08V 1 and let all device lengths be 0.5 μm. Solution While numerous approaches can be taken, we shall follow one based on the above specifications. The steps will be numbered to help illustrate the procedure. 1.) The first step will be to find the maximum source/sink current. This is found from the slew rate. I source /I sink = C L slew rate = 50 pf(5 V/μs) = 250 μa 2.) Next some W/L constraints based on the maximum output source/sink current are developed. Under dynamic conditions, all of I 5 will flow in ; thus we can write Max. I out (source) = (S 6 /S 4 )I 5 and Max. I out (sink) = (S 8 /S 3 )I 5 The maximum output sinking current is equal to the maximum output sourcing current if S 3 = S 4, S 6 = S 8, and S 10 = S 11 Lecture 240 Cascode Op Amps (3/28/10) Page Example 2402 Continued 3.) Choose I 5 as 100 μa. This current (which can be changed later) gives S 6 = 2.5S 4 and S 8 = 2.5S 3 Note that S 8 could equal S 3 if S 11 = 2.5S 10. This would minimize the power dissipation. 4.) Next design for 0.5V output capability. We shall assume that the output must source or sink the 250μA at the peak values of output. First consider the negative output peak. Since there is 0.5V difference between V SS (0V) and the minimum output, let V DS11 (sat) = V DS12 (sat) = 0.25 V (we continue to ignore the bulk effects). Under the maximum negative peak assume that I 11 = I 12 = 250 μa. Therefore 0.25 = 2I 11 K' N S 11 = 2I 12 K' N S 12 = 500μA (120μA/V2)S 11 which gives S 11 = S 12 = 67 and S 9 = S 10 = 67. For a maximum output voltage of 2V, we get 2I 6 K' P S 6 = 2I 7 K' P S 7 = 500μA 0.25 = (25μA/V2)S 6 which gives S 6 = S 7 = S 8 = 320 and S 3 = S 4 = (320/2.5) = 128.
6 Lecture 240 Cascode Op Amps (3/28/10) Page Example 2402 Continued 5.) Now we must consider the possibility of conflict among the specifications. First consider the input CMR. S 3 has already been designed as 67. Using ICMR relationship, we find that S 3 should be at least 8. A larger value of S 3 will give a higher value of V in (max) so that we continue to use S 3 = 67 which gives V in (max) = 2.32V. Next, check to see if the larger W/L causes a pole below the gainbandwidth. Assuming a C ox of 6fF/μm 2 gives the firststage pole of g m3 2K P S 3 I 3 p 3 = C gs3 C gs8 = (0.667)(W 3 L 3 W 8 L 8 )C ox = 3.125x109 rads/sec or 497 MHz which is much greater than 10GB. 6.) Next we find g m1 (g m2 ). There are two ways of calculating g m1. (a.) The first is from the A v specification. The gain is A v = (g m1 /2g m4 )(g m6 g m8 ) R II Note, a current gain of k can be introduced by making S 6 /S 4 (S 8 /S 3 = S 11 /S 3 ) equal to k. g m6 g m4 = g m11 g m3 = 2K P S 6 I 6 2K P S 4 I 4 = k Calculating the various transconductances we get g m4 = 566 μs, g m6 = g m7 = g m8 = 1414 μs, g m11 = g m12 = 1414 μs, r ds6 = r d7 = 100 k, and r ds11 = r ds12 = 133 k. Assuming that the gain A v must be greater than 5000 and k = 2.5 gives g m1 > 221 μs. Lecture 240 Cascode Op Amps (3/28/10) Page Example 2402 Continued (b.) The second method of finding g m1 is from the GB specifications. Multiplying the gain by the dominant pole (1/C II R II ) gives GB = g m1(g m6 g m8 ) 2g m4 C L Assuming that C L = 25 pf and using the specified GB gives g m1 = 628 μs. Since this is greater than 221μS, we choose g m1 = g m2 = 628μS. Knowing I 5 gives S 1 = S 2 = ) The next step is to check that S 1 and S 2 are large enough to meet the 1V input CMR specification. Use the saturation formula we find that V DS5 is V. This gives S 5 = 15. The gain becomes A v = 14,182V/V and GB = 10 MHz for a 25 pf load. We shall assume that exceeding the specifications in this area is not detrimental to the performance of the op amp. 9.) Knowing the currents and W/L values, the bias voltages V NB1, V NB2 and V PB2 can be designed. The W/L values resulting from this design procedure are shown below. The power dissipation for this design is seen to be 350μA 2.5V = mw. S 1 = S 2 = 33 S 3 = S 4 = 128 S 5 = 15 S 6 = S 7 = S 8 = 320 S 9 = S 10 = S 11 = S 12 = 67
7 Lecture 240 Cascode Op Amps (3/28/10) Page Technological Implications of the Cascode Configuration A A B C D B C D Thin oxide Poly I Poly II n nchannel p substrate/well n Fig If a double poly CMOS process is available, internode parasitics can be minimized. As an alternative, one should keep the drain/source between the transistors to a minimum area. B C A D Thin oxide Minimum Poly A separation B C D Poly I Poly I n nchannel n nchannel n p substrate/well Fig. 6.55A Lecture 240 Cascode Op Amps (3/28/10) Page Input Common Mode Range for Two Types of Differential Amplifier Loads V SG3 V TN V SG3 Input Common Mode Range M1 V SD3 V TN V SD4 V SD3 V SD4 Input Common Mode VBP Range M2 M1 M2 V SS V DS5 V GS1 V SS V DS5 V GS1 M5 v icm M5 v icm VBias VBias V SS V SS Differential amplifier with Differential amplifier with a current mirror load. current source loads. Fig In order to improve the ICMR, it is desirable to use current source (sink) loads without losing half the gain. The resulting solution is the folded cascode op amp.
8 Lecture 240 Cascode Op Amps (3/28/10) Page The Folded Cascode Op Amp V PB1 I 4 I 5 M5 v IN I 1 I 2 M1 M2 R A V PB2 R B I 6 I 7 M6 M7 V NB2 M8 M9 v OUT C L V NB1 I3 M10 M Comments: I 4 and I 5, should be designed so that I 6 and I 7 never become zero (i.e. I 4 =I 5 =1.5I 3 ) This amplifier is nearly balanced (would be exactly if R A was equal to R B ) Self compensating Poor noise performance, the gain occurs at the output so all intermediate transistors contribute to the noise along with the input transistors. (Some first stage gain can be achieved if R A and R B are greater than g m1 or g m2. Lecture 240 Cascode Op Amps (3/28/10) Page SmallSignal Analysis of the Folded Cascode Op Amp Model: g m6 v gs6 R Recalling what we A learned about the i 10 g resistance looking into m1 r 2 r ds1 r ds6 ds4 1 the source of the g m10 cascode transistor; g m7 v gs7 g m2 v gs6 r 2 r ds2 r v gs7 ds7 ds5 i 10 R II R A = r ds6(1/g m10 ) 1g m6 r ds6 1 g m6 and R B = r ds7r II R II 1g m7 r ds7 g m7 r ds7 where R II g m9 r ds9 r ds11 The voltage transfer function can be found as follows. The current i 10 is written as i 10 = g m1(r ds1 r ds4 ) 2[R A (r ds1 r ds4 )] g m1 2 and the current i 7 can be expressed as g m2 (r ds2 r ds5 ) g m2 g m2 i 7 = R 2 II = g m7 r ds7 (r ds2 r ds5 ) 2 1 R II(g ds2 g ds5 ) = 2(1k) where k = R II(g ds2 g ds5 ) g m7 r ds7 g m7 r ds7 The output voltage,, is equal to the sum of i 7 and i 10 flowing through R out. Thus, = g m1 2 g m2 2(1k) R out = 2k 22k g mir out R B i 7
9 Lecture 240 Cascode Op Amps (3/28/10) Page Intuitive Analysis of the Folded Cascode Op Amp Assume that a voltage of V is applied. We know that R A (M6) 1/g m6 and R B (M7) r ds The currents flowing to the output are, g m1 V 2 g m2v 4 The output resistance is approximately, R out (g m9 r ds9 r ds11 ) [ g m7 r ds7 (r ds2 r ds5 )] g m r ds 2 3 Therefore, the approximate voltage gain is, = g m1 2 g m2 4 R out 3g m 4 R out = g m 2r ds 2 4 While the analysis is simpler than small signal analysis, the value of k defined in the previous slide is 1. Lecture 240 Cascode Op Amps (3/28/10) Page Frequency Response of the Folded Cascode Op Amp The frequency response of the folded cascode op amp is determined primarily by the output pole which is given as p out = 1 R out 'C out where R out = 2k 22k R out where C out is all the capacitance connected from the output of the op amp to ground. All other poles must be greater than GB = g m1 /C out. The approximate expressions for each pole is 1.) Pole at node A: p A g m6 /(C gs 2C db ) 2.) Pole at node B: p B g m7 /(C gs 2C db ) 3.) Pole at drain of M6: p 6 g m10 /(2C gs 2C db ) 4.) Pole at source of M8: p 8 (g m8 r ds8 g m10 )/(C gs C db ) 5.) Pole at source of M9: p 9 g m9 /(C gs C db ) where the approximate expressions are found by the reciprocal product of the resistance and parasitic capacitance seen to ground from a given node. One might feel that because RB is approximately rds that this pole also might be small. However, at frequencies where this pole has influence, Cout, causes Rout to be much smaller making p B also nondominant.
10 Lecture 240 Cascode Op Amps (3/28/10) Page Example 2403 Folded Cascode, CMOS Op Amp Assume that all g mn = g mp = 100μS, r dsn = 2M, r dsp = 1M, and C L = 10pF. Find all of the smallsignal performance values for the foldedcascode op amp. R II = 0.4G, R A = 10k, and R B = 4M k = 0.4x10 9(0.3x106) 100 = 1.2 = (100)(57.143) = 4,156V/V R out = R II [g m7 r ds7 (r ds5 r ds2 )] = 400M [(100)(0.667M)] = M p out = 1 1 R out C out = M 10pF = 1,750 rads/sec. 278Hz GB = 1.21MHz Lecture 240 Cascode Op Amps (3/28/10) Page PSRR of the Folded Cascode Op Amp Consider the following circuit used to model the PSRR: R V ss V GSG9 C gd9 V out M9 C gd11 V ss V ss V ss r V ds11 GS11 M11 r ds9 C gd9 C out R out Vout V ss Fig. 6.59A This model assumes that gate, source and drain of M11 and the gate and source of M9 all vary with V SS. We shall examine V out /V ss rather than PSRR. (Small V out /V ss will lead to large PSRR.) The transfer function of V out /V ss can be found as V out sc gd9 R out V ss sc out R out 1 for C gd9 < C out The approximate PSRR is sketched on the next page.
11 Lecture 240 Cascode Op Amps (3/28/10) Page Frequency Response of the PSRR of the Folded Cascode Op Amp db PSRR A vd (ω) 1 C gd9 R out 0dB C gd9 C out Dominant pole frequency GB V out V ss Other sources of V ss injection, i.e. r ds9 log 10 (ω) Fig A We see that the PSRR of the cascode op amp is much better than the twostage op amp without any modifications to improve the PSRR. Lecture 240 Cascode Op Amps (3/28/10) Page Design Approach for the FoldedCascode Op Amp Step Relationship Design Equation/Constraint Comments 1 Slew Rate I 3 = SR C L 2 Bias currents in output cascodes I 4 = I 5 = 1.2I 3 to 1.5I 3 Avoid zero current in cascodes 3 Maximum output 2I 5 voltage, S 5 = (max) KP VSD5 2, S 7 = 2I 7 KP VSD7 2, (S 4 =S 5 and S 6 = S 7 ) V SD5 (sat)=v SD7 (sat) = 0.5[ V out (max)] 4 Minimum output 2I11 voltage, vout(min) S11= KN VDS11 2, S 2I9 9= KN VDS9 2, (S VDS9(sat)=VDS11(sat) 10=S11and S8=S9) = 0.5[Vout(min)VSS] 5 gm1 GB = gm1 2 CL S1=S2= KN I3 = GB2CL 2 KN I3 6 Minimum input 2I3 CM S3 = Vin(min)VSS (I3/KN S1)VT1 2 KN 7 Maximum input 2I4 CM S4 = S5 = 2 S4 and S5 must meet or KP VDDVin(max)VT1 exceed value in step 3 8 Differential vout Voltage Gain vin = gm1 2 gm2 2(1k) R out = 2k 22k g mirout k = R II(g ds2 g ds4 ) g m7 r ds7 9 Power dissipation Pdiss = (VDDVSS)(I3I10I11)
12 Lecture 240 Cascode Op Amps (3/28/10) Page Example 2404 Design of a FoldedCascode Op Amp Design a foldedcascode op amp if the slew rate is 10V/μs, the load capacitor is 10pF, the maximum and minimum output voltages are 2V and 0.5V for a 2.5V power supply, the GB is 10MHz, the minimum input common mode voltage is 1V and the maximum input common mode voltage is 2.5V. The differential voltage gain should be greater than 3,000V/V and the power dissipation should be less than 5mW. Use K N =120μA/V 2, K P = 25μA/V 2, V TN = V TP = 0.5V, N = 0.06V 1, and P = 0.08V 1. Let L = 0.5 μm. Solution Following the approach outlined above we obtain the following results. I 3 = SR C L = 10x = 100μA Select I 4 = I 5 = 125μA. Next, we see that the value of 0.5( V out (max)) is 0.5V/2 or 0.25V. Thus, 2 125μA S 4 = S 5 = 25μA/V2 (0.25V) 2 = = 160 and assuming worst case currents in M6 and M7 gives, 2 125μA S 6 = S 7 = 25μA/V 2 (0.25V) 2 = = 160 The value of 0.5(V out (min) V SS ) is 0.25V which gives the value of S 8, S 9, S 10 and S 11 as 2 I S 8 = S 9 = S 10 = S 11 = K N V DS8 2 = 120 (0.25) 2 = 20 Lecture 240 Cascode Op Amps (3/28/10) Page Example 2404 Continued In step 5, the value of GB gives S 1 and S 2 as S 1 = S 2 = GB 2 C L 2 K N I 3 = (20x106 )2(1011)2 120x x106 = The minimum input common mode voltage defines S 3 as 2I 3 S 3 = K N V in (min)v SS 200x10 = 6 = I 3 K N S 1 V 2 T1 120x We need to check that the values of S 4 and S 5 are large enough to satisfy the maximum input common mode voltage. The maximum input common mode voltage of 2.5 requires 2I μA S 4 = S 5 K P [ V in (max)v T1 ] 2 = 25x106μA/V2[0.5V] 2 = 40 which is less than 160. In fact, with S 4 = S 5 = 160, the maximum input common mode voltage is 2.75V. The power dissipation is found to be P diss = 2.5V(125μA125μA) = 0.625mW
13 Lecture 240 Cascode Op Amps (3/28/10) Page Example 2404 Continued The smallsignal voltage gain requires the following values to evaluate: S 4, S 5 : g m = = 1000μS and g ds = 125x = 10μS S 6, S 7 : g m = = 774.6μS and g ds = 75x = 6μS S 8, S 9, S 10, S 11 : g m = = 600μS and g ds = 75x = 4.5μS S 1, S 2 : g mi = = 629μS and g ds = 50x10 6 (0.06) = 3μS Thus, R II g m9 r ds9 r ds11 = (600μS) μS 4.5μS = 29.63M R out 29.63M (774.6μS) 1 1 6μS 10μS3μS = 7.44M k = R II(g ds2 g ds4 ) g m7 r ds7 = 7.44M(3μS10μS)(6μS) 774.6μS = 0.75 The smallsignal, differentialinput, voltage gain is A vd = 2k 22k g mir out = x x106 = (0.786)(4680) = 3,678 V/V The gain is slightly larger than the specified 3,000 V/V. Lecture 240 Cascode Op Amps (3/28/10) Page Comments on Folded Cascode Op Amps Good PSRR Good ICMR Self compensated Can cascade an output stage to get extremely high gain with lower output resistance (use Miller compensation in this case) Need first stage gain for good noise performance Widely used in telecommunication circuits where large dynamic range is required
14 Lecture 240 Cascode Op Amps (3/28/10) Page EnhancedGain, Folded Cascode Op Amps If more gain is needed, the folded cascode op amp can be enhanced to boost the output impedance even higher as follows. M10 V PB1 A M11 v IN M1 M2 M8 M9 v OUT M6 M7 A A Voltage gain = g m1 R out, where R out [Ar ds7 g m7 (r ds1 r ds5 )] (Ar ds9 g m9 r ds11 ) V NB1 M Since A g m r ds the voltage gain would be in the range of 100,000 to 500,000. Note that to achieve maximum output swing, it will be necessary to make sure that M5 and M11 are biased with V DS = V DS (sat). Lecture 240 Cascode Op Amps (3/28/10) Page What are the Enhancement Amplifiers? Requirements: 1.) Need a gain of g m r ds. 2.) Must be able to set the dc voltage at its input to get wideoutput voltage swing. Possible Enhancement Amplifiers: A V PB1 V M5 PB2 V NB1 M6 V SD (Sat) A V PB1 V NB2 M5 V NB1 M6 M1 M2 V DS (Sat)
15 Lecture 240 Cascode Op Amps (3/28/10) Page EnhancedGain, Folded Cascode Op Amp Detailed realization: Lecture 240 Cascode Op Amps (3/28/10) Page Frequency Response of the Enhanced Gain Cascode Op Amps Normally, the frequency response of the cascode op amps would have one dominant pole at the output. The frequency response would be, A v (s) = g R out (1/sC out ) g m1 R out m1 R out 1/sC out = sr out C out 1 = g m1r out 1 s p 1 If the amplifier used to boost the output resistance had no frequency dependence then the frequency response would be as follows. Gain (db) 100dB Enhanced Gain Cascode Op Amp 80dB 60dB 40dB 0dB Normal Cascode Op Amp p 1 (enh) p 1 GB log 10 ω
16 Lecture 240 Cascode Op Amps (3/28/10) Page Frequency Response of the Enhanced Gain Cascode Op Amp Continued Does the pole in the feedback amplifier A have an influence? Although the output resistance can be modeled as, R out R out A o s 1p 2 A o 1 s p 2 it has no influence on the frequency response because C out has shorted out any influence a change in R out might have. Higher order poles come from a diversion of the current flow in the op amp to ground rather than the intended destination of the current to the output. These poles that divert the current are: Pole at the source of M6 (Ag m6 /C 6 ) Pole at the source of M7 (Ag m7 /C 7 ) Pole at the drain of M8 (g m10 /C 8 ) Pole at the source of M9 (Ag m9 /C 6 ) Pole at the drain of M10 (g m8 r ds8 g m10 /C 10 ) Note that the enhancement amplifiers cause most of the higherorder poles to be moved out by A. However, each of the enhancement amplifiers introduce a pole at their output which is approximately 1/[r ds (C gs 2C db 2C gd )]. These poles become the dominant poles that limit GB. Lecture 240 Cascode Op Amps (3/28/10) Page SUMMARY Cascode op amps give additional flexibility to the twostage op amp Increase the gain Control the dominant and nondominant poles Enhanced gain, cascode amplifiers provide additional gain and are used when high gains are needed Folded cascode amplifier is an attractive alternate to the twostage op amp Wider ICMR Self compensating Good PSRR
Lecture 200 Cascode Op Amps  II (2/18/02) Page 2001
Lecture 200 Cascode Op Amps II (2/18/02) Page 2001 LECTURE 200 CASCODE OP AMPS II (READING: GHLM 443453, AH 293309) Objective The objective of this presentation is: 1.) Develop cascode op amp architectures
More informationLecture 300 Low Voltage Op Amps (3/28/10) Page 3001
Lecture 300 Low Voltage Op Amps (3/28/10) Page 3001 LECTURE 300 LOW VOLTAGE OP AMPS LECTURE ORGANIZATION Outline Introduction Low voltage input stages Low voltage gain stages Low voltage bias circuits
More informationLecture 350 Low Voltage Op Amps (3/26/02) Page 3501
Lecture 350 Low Voltage Op Amps (3/26/02) Page 3501 LECTURE 350 LOW VOLTAGE OP AMPS (READING: AH 415432) Objective The objective of this presentation is: 1.) How to design standard circuit blocks with
More informationLecture 030 ECE4430 Review III (1/9/04) Page 0301
Lecture 030 ECE4430 Review III (1/9/04) Page 0301 LECTURE 030 ECE 4430 REVIEW III (READING: GHLM Chaps. 3 and 4) Objective The objective of this presentation is: 1.) Identify the prerequisite material
More informationChapter 5 Introduction (2/25/03) Page 5.01
Chapter 5 Introduction (/5/03) Page 5.0 CHAPTER 5 CMOS AMPLIFIERS Chapter Outline 5. Inverters 5. Differential Amplifiers 5.3 Cascode Amplifiers 5.4 Current Amplifiers 5.5 Output Amplifiers 5.6 HighGain
More informationCHAPTER 5  CMOS AMPLIFIERS
CMOS Analog Circuit Design Page 5.0 Chapter Outline 5. Inverters 5. Differential Amplifiers 5.3 Cascode Amplifiers 5.4 Current Amplifiers 5.5 Output Amplifiers 5.6 HighGain Architectures Goal CHAPTER 5
More informationRadivoje Đurić, 2015, Analogna Integrisana Kola 1
OTAoutput buffer 1 According to the types of loads, the driving capability of the output stages differs. For switched capacitor circuits which have high impedance capacitive loads, class A output stage
More informationChapter 12 Opertational Amplifier Circuits
1 Chapter 12 Opertational Amplifier Circuits Learning Objectives 1) The design and analysis of the two basic CMOS opamp architectures: the twostage circuit and the singlestage, folded cascode circuit.
More informationAnalysis and Design of Analog Integrated Circuits Lecture 20. Advanced Opamp Topologies (Part II)
Analysis and Design of Analog Integrated Circuits Lecture 20 Advanced Opamp Topologies (Part II) Michael H. Perrott April 15, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Outline of Lecture
More informationRailToRail Output OpAmp Design with Negative Miller Capacitance Compensation
RailToRail OpAmp Design with Negative Miller Capacitance Compensation Muhaned Zaidi, Ian Grout, Abu Khari bin A ain Abstract In this paper, a twostage opamp design is considered using both Miller
More informationINF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation
INF3410 Fall 2013 Compensation content Introduction Two Stage Opamps Compensation Slew Rate Systematic Offset Advanced Current Mirrors Operational Transconductance Amplifiers Current Mirror Opamps Folded
More informationISSN:
468 Modeling and Design of a CMOS Low Dropout (LDO) Voltage Regulator PRIYADARSHINI JAINAPUR 1, CHIRAG SHARMA 2 1 Department of E&CE, Nitte Meenakshi Institute of Technology, Yelahanka, Bangalore560064,
More informationDesign of HighSpeed OpAmps for Signal Processing
Design of HighSpeed OpAmps for Signal Processing R. Jacob (Jake) Baker, PhD, PE Professor and Chair Boise State University 1910 University Dr. Boise, ID 837252075 jbaker@ieee.org Abstract  As CMOS
More informationLow Power OpAmp Based on Weak Inversion with MillerCascoded Frequency Compensation
Low Power OpAmp Based on Weak Inversion with MillerCascoded Frequency Compensation Maryam Borhani, Farhad Razaghian Abstract A design for a railtorail input and output operational amplifier is introduced.
More informationEECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design
EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design References: Analog Integrated Circuit Design by D. Johns and K. Martin and Design of Analog CMOS Integrated Circuits by B. Razavi All figures
More informationA PSEUDOCLASSAB TELESCOPICCASCODE OPERATIONAL AMPLIFIER
A PSEUDOCLASSAB TELESCOPICCASCODE OPERATIONAL AMPLIFIER M. TaherzadehSani, R. Lotfi, and O. Shoaei ABSTRACT A novel classab architecture for singlestage operational amplifiers is presented. The structure
More informationChapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier
Chapter 5 Operational Amplifiers and Source Followers 5.1 Operational Amplifier In single ended operation the output is measured with respect to a fixed potential, usually ground, whereas in doubleended
More informationCMOS Operational Amplifier
The George Washington University Department of Electrical and Computer Engineering Course: ECE218 Instructor: Mona E. Zaghloul Students: Shunping Wang Yiping (Neil) Tsai Data: 05/14/07 Introduction In
More informationAnalysis and Design of Analog Integrated Circuits Lecture 18. Key Opamp Specifications
Analysis and Design of Analog Integrated Circuits Lecture 8 Key Opamp Specifications Michael H. Perrott April 8, 0 Copyright 0 by Michael H. Perrott All rights reserved. Recall: Key Specifications of Opamps
More informationDESIGN OF A FULLY DIFFERENTIAL HIGHSPEED HIGHPRECISION AMPLIFIER
DESIGN OF A FULLY DIFFERENTIAL HIGHSPEED HIGHPRECISION AMPLIFIER Mayank Gupta mayank@ee.ucla.edu N. V. Girish envy@ee.ucla.edu Design I. Design II. University of California, Los Angeles EE215A Term Project
More informationA Compact Foldedcascode Operational Amplifier with ClassAB Output Stage
A Compact Foldedcascode Operational Amplifier with ClassAB Output Stage EEE 523 Advanced Analog Integrated Circuits Project Report Fuding Ge You are an engineer who is assigned the project to design
More informationBasic OpAmp Design and Compensation. Chapter 6
Basic OpAmp Design and Compensation Chapter 6 6.1 OpAmp applications Typical applications of OpAmps in analog integrated circuits: (a) Amplification and filtering (b) Biasing and regulation (c) Switchedcapacitor
More informationEE 501 Lab 4 Design of two stage op amp with miller compensation
EE 501 Lab 4 Design of two stage op amp with miller compensation Objectives: 1. Design a two stage op amp 2. Investigate how to miller compensate a twostage operational amplifier. Tasks: 1. Build a twostage
More informationDesign and Layout of Two Stage High Bandwidth Operational Amplifier
Design and Layout of Two Stage High Bandwidth Operational Amplifier Yasir Mahmood Qureshi Abstract This paper presents the design and layout of a two stage, high speed operational amplifiers using standard
More informationECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers
ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers Objective Design, simulate and layout various inverting amplifiers. Introduction Inverting amplifiers are fundamental building blocks of electronic
More informationUnit 3: Integratedcircuit amplifiers (contd.)
Unit 3: Integratedcircuit amplifiers (contd.) COMMONSOURCE AND COMMONEMITTER AMPLIFIERS The CommonSource Circuit The most basic IC MOS amplifier is shown in fig.(1). The source of MOS transistor is
More information6.976 High Speed Communication Circuits and Systems Lecture 5 High Speed, Broadband Amplifiers
6.976 High Speed Communication Circuits and Systems Lecture 5 High Speed, Broadband Amplifiers Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott Broadband Communication
More informationCSE 577 Spring Insoo Kim, Kyusun Choi Mixed Signal CHIP Design Lab. Department of Computer Science & Engineering The Penn State University
CSE 577 Spring 2011 Basic Amplifiers and Differential Amplifier, Kyusun Choi Mixed Signal CHIP Design Lab. Department of Computer Science & Engineering The Penn State University Don t let the computer
More informationDesign of a Folded Cascode Operational Amplifier in a 1.2 Micron SiliconCarbide CMOS Process
University of Arkansas, Fayetteville ScholarWorks@UARK Electrical Engineering Undergraduate Honors Theses Electrical Engineering 52017 Design of a Folded Cascode Operational Amplifier in a 1.2 Micron
More informationAnalog Integrated Circuits Fundamental Building Blocks
Analog Integrated Circuits Fundamental Building Blocks Basic OTA/Opamp architectures Faculty of Electronics Telecommunications and Information Technology Gabor Csipkes Bases of Electronics Department Outline
More informationDesign of a Sample and Hold Circuit using Rail to Rail Low Voltage Compact Operational Amplifier and bootstrap Switching
RESEARCH ARTICLE OPEN ACCESS Design of a Sample and Hold Circuit using Rail to Rail Low Voltage Compact Operational Amplifier and bootstrap Switching Annu Saini, Prity Yadav (M.Tech. Student, Department
More informationECEN 5008: Analog IC Design. Final Exam
ECEN 5008 Initials: 1/10 ECEN 5008: Analog IC Design Final Exam Spring 2004 Instructions: 1. Exam Policy: Timelimited, 150minute exam. When the time is called, all work must stop. Put your initials on
More informationDesign and Simulation of Low Dropout Regulator
Design and Simulation of Low Dropout Regulator Chaitra S Kumar 1, K Sujatha 2 1 MTech Student, Department of Electronics, BMSCE, Bangalore, India 2 Assistant Professor, Department of Electronics, BMSCE,
More informationChapter 11. Differential Amplifier Circuits
Chapter 11 Differential Amplifier Circuits 11.0 ntroduction Differential amplifier or diffamp is a multitransistor amplifier. t is the fundamental building block of analog circuit. t is virtually formed
More informationDESIGN HIGH SPEED, LOW NOISE, LOW POWER TWO STAGE CMOS OPERATIONAL AMPLIFIER. Himanshu Shekhar* 1, Amit Rajput 1
ISSN 22772685 IJESR/June 2014/ Vol4/Issue6/319323 Himanshu Shekhar et al./ International Journal of Engineering & Science Research DESIGN HIGH SPEED, LOW NOISE, LOW POWER TWO STAGE CMOS OPERATIONAL
More informationA Compact 2.4V Powerefficient Railtorail Operational Amplifier. Strong inversion operation stops a proposed compact 3V powerefficient
A Compact 2.4V Powerefficient Railtorail Operational Amplifier Abstract Strong inversion operation stops a proposed compact 3V powerefficient railtorail OpAmp from a lower total supply voltage.
More informationA Unity Gain FullyDifferential 10bit and 40MSps SampleAndHold Amplifier in 0.18μm CMOS
A Unity Gain FullyDifferential 0bit and 40MSps SampleAndHold Amplifier in 0.8μm CMOS Sanaz Haddadian, and Rahele Hedayati Abstract A 0bit, 40 MSps, sample and hold, implemented in 0.8μm CMOS technology
More informationMetalOxideSilicon (MOS) devices PMOS. ntype
MetalOxideSilicon (MOS devices Principle of MOS Field Effect Transistor transistor operation Metal (poly gate on oxide between source and drain Source and drain implants of opposite type to substrate.
More informationDual operational amplifier
DESCRIPTION The 77 is a pair of highperformance monolithic operational amplifiers constructed on a single silicon chip. High commonmode voltage range and absence of latchup make the 77 ideal for use
More informationPURPOSE: NOTE: Be sure to record ALL results in your laboratory notebook.
EE4902 Lab 9 CMOS OPAMP PURPOSE: The purpose of this lab is to measure the closedloop performance of an opamp designed from individual MOSFETs. This opamp, shown in Fig. 91, combines all of the major
More informationLecture 26  Design Problems & WrapUp. May 15, 2003
6.012 Microelectronic Devices and Circuits  Spring 2003 Lecture 261 Lecture 26  Design Problems & 6.012 WrapUp May 15, 2003 Contents: 1. Design process 2. Design project pitfalls 3. Lessons learned
More informationELM824xA 3.0μA Very low power CMOS dual operational amplifier
ELM824xA 3.μA Very low power CMOS dual operational amplifier General description ELM824xA is a very low current consumptiontyp.3.μa CMOS dual OPAMP provided with a wide common mode input voltage range.
More informationCurrent Source/Sinks
Motivation Current Source/Sinks Biasing is a very important step in MOS based analog design. A current sink and current source are two terminal components whose current at any instant of time is independent
More informationSingle Supply, Rail to Rail Low Power FETInput Op Amp AD820
a FEATURES True Single Supply Operation Output Swings RailtoRail Input Voltage Range Extends Below Ground Single Supply Capability from + V to + V Dual Supply Capability from. V to 8 V Excellent Load
More informationLow Power and Fast Transient High Swing CMOS Telescopic Operational Amplifier
RESEARCH ARTICLE OPEN ACCESS Low Power and Fast Transient High Swing CMOS Telescopic Operational Amplifier Akshay Kumar Kansal 1, Asst Prof. Gayatri Sakya 2 Electronics and Communication Department, 1,2
More informationA LowVoltage, LowPower, TwoStage Amplifier for SwitchedCapacitor Applications in 90 nm CMOS Process
A LowVoltage, LowPower, TwoStage Amplifier for SwitchedCapacitor Applications in 90 nm CMOS Process S. H. Mirhosseini* and A. Ayatollahi* Downloaded from ijeee.iust.ac.ir at 16:45 IRDT on Tuesday April
More informationECEN 474/704 Lab 8: TwoStage Miller Operational Amplifier
ECEN 474/704 Lab 8: TwoStage Miller Operational Amplifier Objective Design, simulate and test a twostage operational amplifier Introduction Operational amplifiers (opamp) are essential components of
More informationMicroelectronic Devices and Circuits Lecture 22  DiffAmp Anal. III: Cascode, µa Outline Announcements DP:
6.012 Microelectronic Devices and Circuits Lecture 22 DiffAmp Anal. III: Cascode, µa741 Outline Announcements DP: Discussion of Q13, Q13' impact. Gain expressions. Review Output Stages DC Offset of an
More informationLow Cost, General Purpose High Speed JFET Amplifier AD825
a FEATURES High Speed 41 MHz, 3 db Bandwidth 125 V/ s Slew Rate 8 ns Settling Time Input Bias Current of 2 pa and Noise Current of 1 fa/ Hz Input Voltage Noise of 12 nv/ Hz Fully Specified Power Supplies:
More informationDesign and implementation of two stage operational amplifier
Design and implementation of two stage operational amplifier Priyanka T 1, Dr. H S Aravind 2, Yatheesh Hg 3 1M.Tech student, Dept, of ECE JSSATE Bengaluru 2Professor and HOD, Dept, of ECE JSSATE Bengaluru
More informationMOS Field Effect Transistors
MOS Field Effect Transistors A gate contact gate interconnect n polysilicon gate source contacts W active area (thin oxide area) polysilicon gate contact metal interconnect drain contacts A bulk contact
More informationSingle Supply, Rail to Rail Low Power FETInput Op Amp AD820
a FEATURES True Single Supply Operation Output Swings RailtoRail Input Voltage Range Extends Below Ground Single Supply Capability from V to V Dual Supply Capability from. V to 8 V Excellent Load Drive
More informationA HighGain, LowPower CMOS Operational Amplifier Using Composite Cascode Stage in the Subthreshold Region
Brigham Young University BYU ScholarsArchive All Theses and Dissertations 20110315 A HighGain, LowPower CMOS Operational Amplifier Using Composite Cascode Stage in the Subthreshold Region Rishi Pratap
More informationHigh CommonMode Rejection. Differential Line Receiver SSM2141 REV. B FUNCTIONAL BLOCK DIAGRAM FEATURES. High CommonMode Rejection
a FEATURES High CommonMode Rejection DC: 100 db typ 60 Hz: 100 db typ 20 khz: 70 db typ 40 khz: 62 db typ Low Distortion: 0.001% typ Fast Slew Rate: 9.5 V/ s typ Wide Bandwidth: 3 MHz typ Low Cost Complements
More informationBJT Amplifier. Superposition principle (linear amplifier)
BJT Amplifier Two types analysis DC analysis Applied DC voltage source AC analysis Time varying signal source Superposition principle (linear amplifier) The response of a linear amplifier circuit excited
More informationVoltage Feedback Op Amp (VFOpAmp)
Data Sheet Voltage Feedback Op Amp (VFOpAmp) Features 55 db dc gain 30 ma current drive Less than 1 V head/floor room 300 V/µs slew rate Capacitive load stable 40 kω input impedance 300 MHz unity gain
More informationHigh Gain Amplifier Design for SwitchedCapacitor Circuit Applications
IOSR Journal of VLSI and Signal Processing (IOSRJVSP) Volume 7, Issue 5, Ver. I (Sep.Oct. 2017), PP 6268 eissn: 2319 4200, pissn No. : 2319 4197 www.iosrjournals.org High Gain Amplifier Design for
More information3PHASE BRIDGE DRIVER
Data Sheet No. PD6.33E IR2132 Features n Floating channel designed for bootstrap operation Fully operational to +6V Tolerant to negative transient voltage dv/dt immune n Gate drive supply range from 1
More informationES 330 Electronics II Homework # 6 Soltuions (Fall 2016 Due Wednesday, October 26, 2016)
Page1 Name Solutions ES 330 Electronics Homework # 6 Soltuions (Fall 016 ue Wednesday, October 6, 016) Problem 1 (18 points) You are given a commonemitter BJT and a commonsource MOSFET (nchannel). Fill
More informationRadivoje Đurić, 2015, Analogna Integrisana Kola 1
Railto torail OTA 1 Railtorail CMOS op amp Generally, railtorail amplifiers are useful in lowvoltage applications, where it is necessary to efficiently use the limited span offered by the power
More informationBasic Layout Techniques
Basic Layout Techniques Rahul Shukla Advisor: Jaime RamirezAngulo Spring 2005 Mixed Signal VLSI Lab Klipsch School of Electrical and Computer Engineering New Mexico State University Outline Transistor
More informationDESIGN AND ANALYSIS OF A TWO STAGE MILLER COMPENSATED OPAMP SUITABLE FOR ADC APPLICATIONS
DESIGN AND ANALYSIS OF A TWO STAGE MILLER COMPENSATED OPAMP SUITABLE FOR ADC APPLICATIONS D.S. Shylu 1, D. Jackuline Moni 2, Benazir Kooran 3 1 Assistant Professor (SG), Electronics and Communication
More informationDesign of a 5V Compatible RailtoRail Input/ Output Operational Amplifier in 3.3V SOI CMOS for Wide Temperature Range Operation
University of Tennessee, Knoxville Trace: Tennessee Research and Creative Exchange Masters Theses Graduate School 122006 Design of a 5V Compatible RailtoRail Input/ Output Operational Amplifier in
More informationIJSRD  International Journal for Scientific Research & Development Vol. 4, Issue 02, 2016 ISSN (online):
IJSRD  International Journal for Scientific Research & Development Vol. 4, Issue 02, 2016 ISSN (online): 23210613 Design & Analysis of CMOS Telescopic Operational Transconductance Amplifier (OTA) with
More informationImproving Amplifier Voltage Gain
15.1 Multistage accoupled Amplifiers 1077 TABLE 15.3 ThreeStage Amplifier Summary HAND ANALYSIS SPICE RESULTS Voltage gain 998 1010 Input signal range 92.7 V Input resistance 1 M 1M Output resistance
More informationUniversity of Michigan, EECS413 Final project. A High Speed Operational Amplifier. 1. A High Speed Operational Amplifier
University of Michigan, EECS413 Final project. A High Speed Operational Amplifier. 1 A High Speed Operational Amplifier A. Halim ElSaadi, Mohammed ElTanani, University of Michigan Abstract This paper
More informationRail to rail CMOS complementary input stage with only one active differential pair at a time
LETTER IEICE Electronics Express, Vol.11, No.12, 1 5 Rail to rail CMOS complementary input stage with only one active differential pair at a time Maria Rodanas Valero 1a), Alejandro RomanLoera 2, Jaime
More informationEEC 118 Lecture #11: CMOS Design Guidelines Alternative Static Logic Families
EEC 118 Lecture #11: CMOS Design Guidelines Alternative Static Logic Families Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Homework 5 this week Lab
More informationPART. Maxim Integrated Products 1
 + 9; Rev ; / LowCost, HighSlewRate, RailtoRail I/O Op Amps in SC7 General Description The MAX9/MAX9/MAX9 single/dual/quad, lowcost CMOS op amps feature RailtoRail input and output capability
More information6.776 High Speed Communication Circuits Lecture 6 MOS Transistors, Passive Components, Gain Bandwidth Issue for Broadband Amplifiers
6.776 High Speed Communication Circuits Lecture 6 MOS Transistors, Passive Components, Gain Bandwidth Issue for Broadband Amplifiers Massachusetts Institute of Technology February 17, 2005 Copyright 2005
More informationA low voltage railtorail operational amplifier with constant operation and improved process robustness
Graduate Theses and Dissertations Graduate College 2009 A low voltage railtorail operational amplifier with constant operation and improved process robustness Rien Lerone Beal Iowa State University Follow
More informationLow voltage, low power, bulkdriven amplifier
University of Arkansas, Fayetteville ScholarWorks@UARK Electrical Engineering Undergraduate Honors Theses Electrical Engineering 52009 Low voltage, low power, bulkdriven amplifier Shama Huda University
More informationHigh Speed Voltage Feedback Op Amps
MT056 TUTORIAL High Speed Voltage Feedback Op Amps In order to intelligently select the correct high speed op amp or a given application, an understanding o the various op amp topologies as well as the
More informationFULL ONCHIP CMOS LOW DROPOUT VOLTAGE REGULATOR WITH 41 db AT 1 MHZ FOR WIRELESS APPLICATIONS
FULL ONCHIP CMOS LOW DROPOUT VOLTAGE REGULATOR WITH 41 db AT 1 MHZ FOR WIRELESS APPLICATIONS 1 ZARED KAMAL, 2 QJIDAA HASSAN, 3 ZOUAK MOHCINE 1, 3 Faculty of Sciences and Technology, Electrical Engineering
More informationSG2525A SG3525A REGULATING PULSE WIDTH MODULATORS
SG2525A SG3525A REGULATING PULSE WIDTH MODULATORS 8 TO 35 V OPERATION 5.1 V REFERENCE TRIMMED TO ± 1 % 100 Hz TO 500 KHz OSCILLATOR RANGE SEPARATE OSCILLATOR SYNC TERMINAL ADJUSTABLE DEADTIME CONTROL INTERNAL
More informationAn Improved Bandgap Reference (BGR) Circuit with Constant Voltage and Current Outputs
International Journal of Research in Engineering and Innovation Vol1, Issue6 (2017), 6064 International Journal of Research in Engineering and Innovation (IJREI) journal home page: http://www.ijrei.com
More informationLecture 3 SwitchedCapacitor Circuits Trevor Caldwell
Advanced Analog Circuits Lecture 3 SwitchedCapacitor Circuits Trevor Caldwell trevor.caldwell@analog.com Lecture Plan Date Lecture (Wednesday 24pm) Reference Homework 20170111 1 MOD1 & MOD2 ST 2, 3,
More informationMICROELECTRONIC CIRCUIT DESIGN Third Edition
MICROELECTRONIC CIRCUIT DESIGN Third Edition Richard C. Jaeger and Travis N. Blalock Answers to Selected Problems Updated 1/25/08 Chapter 1 1.3 1.52 years, 5.06 years 1.5 1.95 years, 6.46 years 1.8 113
More informationTechnologyIndependent CMOS Op Amp in Minimum Channel Length
TechnologyIndependent CMOS Op Amp in Minimum Channel Length A Thesis Presented to The Academic Faculty by Susanta Sengupta In Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy
More informationA Low Power Low Voltage High Performance CMOS Current Mirror
RESEARCH ARTICLE OPEN ACCESS A Low Power Low Voltage High Performance CMOS Current Mirror Sirish Rao, Sampath Kumar V Department of Electronics & Communication JSS Academy of Technical Education Noida,
More informationLM2904AH. Lowpower, dual operational amplifier. Related products. Description. Features. See LM2904WH for enhanced ESD performances
LM2904AH Lowpower, dual operational amplifier Datasheet  production data Related products See LM2904WH for enhanced ESD performances Features Frequency compensation implemented internally Large DC voltage
More informationMIC7300 A17. General Description. Features. Applications. Ordering Information. Pin Configurations. Functional Configuration.
MIC7300 HighOutput Drive RailtoRail Op Amp General Description The MIC7300 is a highperformance CMOS operational amplifier featuring railtorail input and output with strong output drive capability.
More informationANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS
ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,
More informationDesign and Simulation of an Operational Amplifier with High Gain and Bandwidth for Switched Capacitor Filters
IOSR Journal of Electrical and Electronics Engineering (IOSRJEEE) eissn: 22781676,pISSN: 23203331, Volume 11, Issue 1 Ver. II (Jan. Feb. 2016), PP 4753 www.iosrjournals.org Design and Simulation
More informationDesign of High Performance PLL using Process,Temperature Compensated VCO
Design of High Performance PLL using Process,Temperature Compensated O K.A.Jyotsna Asst.professor CVR College of Engineering Hyderabad D.Anitha Asst.professor GITAM University Hyderabad ABSTRACT In this
More informationHigh bandwidth low power operational amplifier design and compensation techniques
Graduate Theses and Dissertations Graduate College 2009 High bandwidth low power operational amplifier design and compensation techniques Vaibhav Kumar Iowa State University Follow this and additional
More informationCurrent Supply Topology. CMOS Cascode Transconductance Amplifier. Basic topology. pchannel cascode current supply is an obvious solution
CMOS Cascode Transconductance Amplifier Basic topology. Current Supply Topology pchannel cascode current supply is an obvious solution Current supply must have a very high source resistance r oc since
More informationOperational Amplifiers
Monolithic Amplifier Circuits: Operational Amplifiers Chapter Jón Tómas Guðmundsson tumi@hi.is. Week Fall 200 Operational amplifiers (op amps) are an integral part of many analog and mixedsignal systems
More informationDesign of Low Voltage Low Power CMOS OPAMP
RESEARCH ARTICLE OPEN ACCESS Design of Low Voltage Low Power CMOS OPAMP Shahid Khan, Prof. Sampath kumar V. Electronics & Communication department, JSSATE ABSTRACT Operational amplifiers are an integral
More informationULTRA HIGH SPEED SINGLE OPERATIONAL AMPLIFIER
ULTRA HIGH SPEED SINGLE OPERATIONAL AMPLIFIER GENERAL DESCRIPTION The NJM711 is an ultra high speed single operational amplifier. It can swings 6V/µs high slew rate and 1GHz gain band width product(1mhz
More informationMIC7122. General Description. Features. Applications. Ordering Information. Pin Configuration. Pin Description. RailtoRail Dual Op Amp
MIC722 RailtoRail Dual Op Amp General Description The MIC722 is a dual highperformance CMOS operational amplifier featuring railtorail inputs and outputs. The input commonmode range extends beyond
More informationA Low Voltage, Low Quiescent Current, Low Dropout Regulator
RinconMora and Allen 1 A Low Voltage, Low Quiescent Current, Low Dropout Regulator Gabriel Alfonso RinconMora and Phillip E. Allen School of Electrical and Computer Engineering Georgia Institute of
More informationThe Miller Approximation. CE Frequency Response. The exact analysis is worked out on pp of H&S.
CE Frequency Response The exact analysis is worked out on pp. 63964 of H&S. The Miller Approximation Therefore, we consider the effect of C µ on the input node only V  out V s = r g π m 
More informationMatched Monolithic Quad Transistor MAT04
a FEATURES Low Offset Voltage: 200 V max High Current Gain: 400 min Excellent Current Gain Match: 2% max Low Noise Voltage at 100 Hz, 1 ma: 2.5 nv/ Hz max Excellent Log Conformance: rbe = 0.6 max Matching
More informationAtypical op amp consists of a differential input stage,
IEEE JOURNAL OF SOLIDSTATE CIRCUITS, VOL. 33, NO. 6, JUNE 1998 915 LowVoltage Class Buffers with Quiescent Current Control Fan You, S. H. K. Embabi, and Edgar SánchezSinencio Abstract This paper presents
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 4: Filters Filters General Theory Continuous Time Filters Background Filters are used to separate signals in the frequency domain, e.g. remove noise, tune
More informationDual FETInput, Low Distortion OPERATIONAL AMPLIFIER
Dual FETInput, Low Distortion OPERATIONAL AMPLIFIER FEATURES LOW DISTORTION:.3% at khz LOW NOISE: nv/ Hz HIGH SLEW RATE: 2V/µs WIDE GAINBANDWIDTH: 2MHz UNITYGAIN STABLE WIDE SUPPLY RANGE: V S = ±4.
More informationDesign of a High Dynamic Range CMOS Variable Gain Amplifier for Wireless Sensor Networks
University of Arkansas, Fayetteville ScholarWorks@UARK Theses and Dissertations 52012 Design of a High Dynamic Range CMOS Variable Gain Amplifier for Wireless Sensor Networks Yue Yu University of Arkansas,
More informationPrecision, Low Power INSTRUMENTATION AMPLIFIER
Precision, Low Power INSTRUMENTATION AMPLIFIER FEATURES LOW OFFSET VOLTAGE: µv max LOW DRIFT:.µV/ C max LOW INPUT BIAS CURRENT: na max HIGH CMR: db min INPUTS PROTECTED TO ±V WIDE SUPPLY RANGE: ±. to ±V
More informationToday s topic: frequency response. Chapter 4
Today s topic: frequency response Chapter 4 1 Smallsignal analysis applies when transistors can be adequately characterized by their operating points and small linear changes about the points. The use
More information