A Novel Continuous-Time Common-Mode Feedback for Low-Voltage Switched-OPAMP
|
|
- Eustacia Quinn
- 5 years ago
- Views:
Transcription
1 10.4 A Novel Continuous-Time Common-Mode Feedback for Low-oltage Switched-OPAMP M. Ali-Bakhshian Electrical Engineering Dept. Sharif University of Tech. Azadi Ave., Tehran, IRAN alibakhshian@ee.sharif.edu K. Sadeghi Electrical Engineering Dept. Sharif University of Tech. Azadi Ave., Tehran, IRAN ksadeghi@sharif.edu ABSTRACT A novel rail-to-rail and fast continuous-time common-mode feedback (CMFB) strategy is presented proper for low-voltage Switched-OPAMP (SO) circuits. The threshold voltage change due to bulk signal is used to measure the output voltage. To satisfy speed requirements, averaging common-mode (CM) level and amplifying error signal are realized in a single block. Finally, the measured CM level is controlled by applying an error-voltage dependent current to the output nodes. As a design example, a modified low-voltage switched-opamp in a cascade 2-1 delta-sigma modulator adopting the proposed technique is presented. SPICE simulation using a 0.18µm technology and DD=0.9 is provided which confirms the expected accuracy and speed of the CMFB circuitry. Categories and Subject Descriptors B.7.1 [Integrated Circuits]: Types and Design Styles algorithms implemented in hardware. critical in low-voltage applications. To measure the settling time it can be considered that for CM voltage error lower than small percentage of the desired value, change in small signal model can be tolerated [4]. Figure 1. A modern SC CMFB presented in [5] General Terms Design, erification. Keywords CMFB, Continuous-Time, Switched-OPAMP, Low-oltage, Delta-Sigma 1. INTRODUCTION Switched-OPAMP (SO) is a well-known solution for implementation of switched-capacitor (SC) circuits as supply voltage decreases below 1.5 [2]. However, to deal with lowvoltage and high-speed SO circuits, it is necessary to develop new CMFB strategies. As the amplifier output in OFF phase is connected to positive or negative power supply, the CMFB must be fast enough to settle the output CM level to the desired value in a short while after switching ON the amplifier. Also, the CMFB circuitry should not limit the output swing which is very Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. ISLPED 04, August 9 11, 2004, Newport Beach, California, USA. Copyright 2004 ACM /04/0008 $5.00. Figure 2. (a) Output stage of a typical OPAMP (b) Blockdiagram presentation of the proposed CMFB Switched-Capacitor strategies result in lower power consumption and a higher voltage gain so that they have been the best candidates for CMFB implementation in many circuits reported. Traditional SC CMFB networks introduce charge error as consequence of clock feed-through and charge injection which both arises due to the connection of the amplifier output nodes with a MOS switch. Also, some instances presented for lowvoltage implementation will lead to large output capacitor because of the feedback factor imposed. Although some modern SC CMFB networks, like the one shown in Figure 1, avoid these problems [5], they face some other constraints for fast OPAMP switching. 296
2 As shown in the figure, the reset of the sampling capacitors (C 1 and C 2) to DD in OFF phase increases the charge in output nodes to be discharged. The initial condition of Zero for their voltages needs some additional switches to disconnect the capacitors from output or it results in signal-dependent charge loss of integrating capacitors. The CMFB output shown in the figure is used to control some internal current sources as a mean to control the output CM level. The loop created between output and internal nodes can introduce some additional poles and zeros which in turn can change the transfer function. On the other hand, the biasing constraints can limit the additional current imposed to the circuit to discharge the output. Finally, if this CMFB circuit is used with OPAMP topology shown in Figure 7, a class AB OTA proper for low-voltage implementation, it needs some additional transistors to compare the measured CM voltage with reference, amplify the error signal and to apply CMFB output current to nodes n 1 and n 2 [2]. This additional block and above mentioned reasons can influence the time needed to set the output CM level. In this paper, a new non-linear continuous-time CMFB is presented. Without manipulation of internal nodes, the output and input of the CMFB are connected to the output of the amplifier. Output voltage is sensed due to the variation of the threshold voltage according to bulk signal. Averaging the output sensed voltages to calculate the CM value, comparison to reference voltage and amplifying the error signal is done in a single block called average-error amplifier. To control the output CM level, proper amount of current proportional to the amplified error signal is applied to the OPAMP output nodes. The nonlinear behavior of the G m module satisfies speed requirement expected. 2. THE PROPOSED STRATEGY The output node in most OPAMPs is the cross junction of two sink and source current sources. Considering channel length modulation in Figure 2-a, any change in I Ma due to IN results in variation of output node voltage, out, such that I Ma=I Mb is maintained. Furthermore, in equilibrium condition and with a fixed voltage at output node, the injection of any positive (negative) current to output node, increases (decreases) out. Taking advantage of this well-known fact, the new CMFB strategy can be developed as following: limitation results in speed degradation. However, the bulk pin can tolerate a full scale signal without changing the activity region of the MOS. Monitoring the T fluctuation of a transistor due to bulk signal can be used to measure the main OPAMP output voltage. For the scheme shown in Figure 3-a and assuming a constant bias current, if the bulk voltage is varied due to IN, will be affected as T changes. Thus a one to one correspondence can be made between and IN. On the other hand, connecting bulk pin to a full-range signal can forward bias bulk-source junction and increase the bulk current. Increase in bulk current can decrease the overall gain by loading the output impedance. To overcome this problem, the scheme shown in Figure 2-b can be used. SPICE simulation is done for both PMOS and NMOS devices to find the best choice and the best range of value for DBB. Applying a full range signal to the bulk pin and performing Fourier analysis, Figure 4 shows the total harmonic distortion (THD) of the output signal as a function of DBB. For the same aspect ratio, it can be seen that the minimum level of THD for PMOS devices is as high as the highest level in NMOS case. Furthermore, the DC component of the output signal for PMOS is negative (-0.3 for DBB= 0.2), that with DD=0.9 it s out of the range that can be handled. Although for NMOS transistors around DBB=0.55 the minimum THD can be achieved, as the simulation shows, the voltage across current source is about -0.2 which is impossible for CMOS implementation. Trading off between THD and voltage headroom across biasing current source, it can be concluded that DBB in the range of with NMOS type is the best choice. Figure 3. (a) Using a NMOS as a voltage sensor (b) Modified scheme for both PMOS and NMOS A. Output voltages are measured and averaged to calculate the CM level. B. The measured CM voltage is compared to a reference voltage level and the error signal is amplified using an amplifier. C. Using a G m module, a current proportional to the error signal is injected into the output nodes. Figure 2-b shows the block diagram representation of the circuit. In the following sections, the details of low-voltage CMOS implementation of the blocks are presented. 2.1 Output oltage Measurement There are some constraints to apply a full range voltage to the gates of input transistors in a typical continuous-time CMFB. The applied voltage should support enough large GS to keep the transistors in ON state and any additional circuit to avoid this Figure 4. THD of output signal in term of DBB 297
3 2.2 Generation of the Amplified Error Signal For faster response, averaging of the output signals to calculate the CM level, comparison with reference voltage, and amplification of the error signal should be done in a single block called average-error amplifier. The implemented low-voltage error amplifier is shown in Figure 5-a [2]. The main drawback of this architecture is the need for an additional block to specify the CM level. Using additional blocks can result in more complicated design process as well as slowing the CMFB and degrading stability. The implemented solution is shown in Figure 5-b. The following equations hold for circuit shown in the figure: IN+ IN1 IN2 = (Kg = = = m1 = a,ref IN+ +,REF g m2a b IN1 g m2b + c IN2 ) R (1) and are the voltage levels proportional to the real CM level and AC amplitude of the output voltage respectively. As mentioned in section 2.1, these signals are sensed by the bulk pin of the CMFB input transistors. Using Equation (1), considering non-linear effects of CMOS transistors and adjusting the aspect ratios for transistors, any value can be achieved for a and b coefficients. Setting c equal to zero, term can be removed completely. 2.3 Charge Injection into the Output Nodes After the evaluation and amplification of error signal, the proper amount of current must be injected into the output nodes to correct the CM level. The used G m block circuit should be capable of both sourcing and sinking current with high output impedance such that the main OPAMP gain is not affected. The proposed G m circuit explored in this investigation is a CMOS inverter. Considering Figure 6, PMOS and NMOS transistors source or sink current to or from the output nodes. The difference between these two amounts of current can be known as the CMFB output current. Using an inverter as the G m block circuit has some advantages listed below: In a good system design, for desired output CM level the voltage at the input node of the inverter can be set around DD/2. This keeps both transistors in sub-threshold region, resulting in high output impedance for CMFB. Even in a case of poor system deign, of one of the transistors is larger GS than and the transistor is ON. Thus, the output T impedance of only one transistor is parallel to the output of the main amplifier. Because of the nonlinear transfer function of an inverter, the start of the process is fast and as the output CM approaches the desired value and the amplified error signal decreases, the current driving capability is diminished. This behavior results in fast response with reasonable amount of overshoot. Due to the nonlinear behavior of the inverter, the gain of this block is input-dependent. The open loop gain of the feedback decreases as signal amplitude increases. It leaves easier constraints for Phase Margin (PM) and Gain Margin (GM) of the average-error amplifier [1]. Simulation shows that an OPAMP with 3 degrees PM can be used and the feedback loop is very fast and stable as well. Figure 5. (a) Low-voltage amplifier proposed in [2] (b) The modified amplifier Figure 6. Full schematic of the proposed CMFB Figure 7. Low-voltage switched-opamp implemented 298
4 Finally, the complete transistor level scheme of the proposed CMFB is shown in Figure 6. Transistor M 10 in conjunction with I SS3 is used to set the source voltages of M in the predetermined range of value for DBB. 3. EXPERIMENTAL RESULTS 3.1 OPAMP Design To evaluate the in-circuit performance of the developed CMFB, it is realized in a well-known low-voltage SO architecture shown in Figure 7. The OPAMP is the same as [2], except for four additional current sources, I ST1-4, added to increase the bias current of input transistors to enhance input G m. Without this modification, the quiescent current of M 2 and M 5 transistors increases as the current of input transistors rises. To achieve this, either W/L ratio or of these devices should be increased too. The later GS opposes low-voltage consideration and former will cause poor frequency response. Furthermore, mirror effect leads to the same amount of increase in the output stage which leads to more power consumption. Figure 8 shows the frequency response of the amplifier. To switch the amplifier the current paths from the power supplies to the circuit are interrupted with switches M SW1-2 [2]. It should be pointed out that for fast starting the bias circuit should not be switched OFF [2]. The same policy should be considered as switching strategy in CMFB. To satisfy the speed requirements, voltage sensing transistors, M 10-13, should not be switched OFF either. Figure 9 shows the output voltage of amplifier (zero AC amplitude) with initial conditions equal to 0 and 0.9. It s apparent that within less than 30nsec output CM voltage settles to 95% of the final value. Within this range, the small signal model can be assumed fixed [4]. While the gain of the amplifier equals to 60, applying a 20 KHz sinusoidal differential input signal with the amplitude of 0.4m results in output THD less than 0.5%. The error voltage as a function of the desired CM voltage is shown in Figure 10. Also Table 1 shows the characteristics of this amplifier operating at DD=0.9. Table 1. Implemented OPAMP characteristics Parameter alue Unit Open loop Gain 62.3 GBW (C L=4pf) 39.7 MHz Phase Margin 68 Degrees Supply oltage 0.9 Power Dissipation 43.7 µw Differential Output Swing ±0.8 CMOS Technology 0.18 µm Figure 8. Main OPAMP frequency response Figure 9. Output CM voltage settling Figure 10. Output CM voltage error 3.2. Delta-Sigma Modulator The simulated OTA with the proposed CMFB has been implemented in a cascade 2-1 low-voltage delta-sigma modulator. The accuracy and stability of the common-mode voltage in the implemented OTA and fast settling response are important for fast OTA switching. Although the allowable peak to peak output voltage swing for integrators is ±0.8, appropriate signal scaling coefficients [3] are considered to limit the output swing of each integrator as shown in Fig.11. Decreased range of voltages results in faster output settling. 299
5 The characteristics of the simulated cascade 2-1 Delta-Sigma modulator are listed in Table 2. Density Input Level (olt) Figure 11. Probability density function of integrator outputs in the realized cascade 2-1 delta-sigma modulator Figure 12. The simulated Delta-Sigma modulator output spectrum at DD=0.9 and 1 KHz sinusoidal input signal Measurements are performed at clock frequency of 4.096MHz and there is only 122nsec for each integrator output to settle. Figure 12 shows the simulated output spectrum at DD=0.9 and 1 KHz sinusoidal input signal. Considering over-sampling rate equal to 128, the measured dynamic range is 105 and the peak SNDR is (16.5-bit). Total power dissipation is 160µWatt. Several units like OTAs, switches, bias circuit, comparators, logic and clock generation circuits contribute to this power consumption. As mentioned in Table 1, implemented OTA dissipates 43.7µWatt. Noting the modulator includes three integrators (three OTAs) and every OTA is ON for half of the period, the total theoretical amount of power needed for OTAs is 66µWatt. As simulation shows, the real amount of power differs from the theoretical value. The measured power dissipated by OTAs is 97µWatt and the difference is due to the CMFB strategy. As explained in section 2.3, an inverter is realized as the output G m module. After switching ON the OTA, to adjust the output CM level a large amount of current is injected into output nodes. This short while current causes the difference between the theoretical and the measured value of the power dissipated by OTAs. Table 2. The implemented cascade 2-1 Σ modulator specs Parameter alue Unit Dynamic Range Peak SNDR Overload Level Sampling Rate Over-sampling Ratio Signal Bandwidth Power Supply oltage Power Dissipation CMOS Technology 4. CONCLUSION MHz KHz µw µm A continuous-time CMFB circuit is presented. The technique used to estimate CM level is based on the monitoring of T variation due to bulk signal equal to output voltage of the main amplifier. Because of integrating the averaging, comparing and amplifying units in a single block and using an inverter as the output G m block, the short simulated settling time makes the CMFB strategy ideal for fast SO circuits. The reported result of the implemented OPAMP has proven the superior performance of the proposed CMFB. Also the realized OPAMP with the proposed CMFB circuitry is used in a cascade 2-1 low-voltage Delta-Sigma modulator. Limited voltage range for each integrator output and short settling time of output CM level permits faster OTA switching. The simulation results confirm the expected accuracy and speed of the CMFB circuitry in SO circuits. 5. REFERENCES [1] Dorf, R.C., Bishop, R.H., Modern Control Systems, Addison Wesley Publishing Company, Massachusetts, [2] Peluso,., Steyart, M., and Sansen, W., Design of Low- oltage Low-Power CMOS Delta-Sigma A/D Converters. Kluwer Academic, Boston, [3] Rabii, Sh., Wooley, B. A., The Design of low-voltage, lowpower Sigma-Delta Modulators. Kluwer Academic Publishers, Boston, [4] Razavi, B., Design of Analog CMOS integrated Circuits, McGraw-Hill, Boston, [5] Waltari, M., Halonen, K., A Switched-Opamp With Fast Common Mode Feedback, Proceedings of the 1999 IEEE International Conference on Electronics, Circuits and Systems, Sept 1999, Pafos, Cyprus, pp [6] Yan, S., and Sanchez-Sinencioo, S., Low-oltage Analog Circuit Design Techniques: a Tutorial, IEICE Trans. Fundamentals, ol.e83-a, No.2 February
A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER
A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER M. Taherzadeh-Sani, R. Lotfi, and O. Shoaei ABSTRACT A novel class-ab architecture for single-stage operational amplifiers is presented. The structure
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage
More informationAn Ultra Low-Voltage and Low-Power OTA Using Bulk-Input Technique and Its Application in Active-RC Filters
Circuits and Systems, 2011, 2, 183-189 doi:10.4236/cs.2011.23026 Published Online July 2011 (http://www.scirp.org/journal/cs) An Ultra Low-Voltage and Low-Power OTA Using Bulk-Input Technique and Its Application
More informationClass-AB Low-Voltage CMOS Unity-Gain Buffers
Class-AB Low-Voltage CMOS Unity-Gain Buffers Mariano Jimenez, Antonio Torralba, Ramón G. Carvajal and J. Ramírez-Angulo Abstract Class-AB circuits, which are able to deal with currents several orders of
More informationPublication [P3] By choosing to view this document, you agree to all provisions of the copyright laws protecting it.
Publication [P3] Copyright c 2006 IEEE. Reprinted, with permission, from Proceedings of IEEE International Solid-State Circuits Conference, Digest of Technical Papers, 5-9 Feb. 2006, pp. 488 489. This
More informationNonlinear Macromodeling of Amplifiers and Applications to Filter Design.
ECEN 622(ESS) Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. By Edgar Sanchez-Sinencio Thanks to Heng Zhang for part of the material OP AMP MACROMODELS Systems containing a significant
More informationNonlinear Macromodeling of Amplifiers and Applications to Filter Design.
ECEN 622 Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. By Edgar Sanchez-Sinencio Thanks to Heng Zhang for part of the material OP AMP MACROMODELS Systems containing a significant
More informationAtypical op amp consists of a differential input stage,
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 6, JUNE 1998 915 Low-Voltage Class Buffers with Quiescent Current Control Fan You, S. H. K. Embabi, and Edgar Sánchez-Sinencio Abstract This paper presents
More informationDesign of High-Speed Op-Amps for Signal Processing
Design of High-Speed Op-Amps for Signal Processing R. Jacob (Jake) Baker, PhD, PE Professor and Chair Boise State University 1910 University Dr. Boise, ID 83725-2075 jbaker@ieee.org Abstract - As CMOS
More informationDESIGN OF A FULLY DIFFERENTIAL HIGH-SPEED HIGH-PRECISION AMPLIFIER
DESIGN OF A FULLY DIFFERENTIAL HIGH-SPEED HIGH-PRECISION AMPLIFIER Mayank Gupta mayank@ee.ucla.edu N. V. Girish envy@ee.ucla.edu Design I. Design II. University of California, Los Angeles EE215A Term Project
More informationA New Design Technique of CMOS Current Feed Back Operational Amplifier (CFOA)
Circuits and Systems, 2013, 4, 11-15 http://dx.doi.org/10.4236/cs.2013.41003 Published Online January 2013 (http://www.scirp.org/journal/cs) A New Design Technique of CMOS Current Feed Back Operational
More informationA new class AB folded-cascode operational amplifier
A new class AB folded-cascode operational amplifier Mohammad Yavari a) Integrated Circuits Design Laboratory, Department of Electrical Engineering, Amirkabir University of Technology, Tehran, Iran a) myavari@aut.ac.ir
More informationDesign of Low Voltage Low Power CMOS OP-AMPS with Rail-to-Rail Input/Output Swing.
Design of ow oltage ow Power CMOS OP-AMPS with Rail-to-Rail Input/Output Swing. Mr.S..Gopalaiah Bangalore-56. svg@ece.iisc.ernet.in Prof. A. P. Shivaprasad Bangalore-56. aps@ece.iisc.ernet.in Mr. Sukanta
More informationLow-Voltage Low-Power Switched-Current Circuits and Systems
Low-Voltage Low-Power Switched-Current Circuits and Systems Nianxiong Tan and Sven Eriksson Dept. of Electrical Engineering Linköping University S-581 83 Linköping, Sweden Abstract This paper presents
More informationTuesday, March 22nd, 9:15 11:00
Nonlinearity it and mismatch Tuesday, March 22nd, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 22nd of March:
More informationLow-power Sigma-Delta AD Converters
Low-power Sigma-Delta AD Converters Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 211 Table of contents Delta-sigma modulation The switch problem The
More informationA Unity Gain Fully-Differential 10bit and 40MSps Sample-And-Hold Amplifier in 0.18μm CMOS
A Unity Gain Fully-Differential 0bit and 40MSps Sample-And-Hold Amplifier in 0.8μm CMOS Sanaz Haddadian, and Rahele Hedayati Abstract A 0bit, 40 MSps, sample and hold, implemented in 0.8-μm CMOS technology
More informationDESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS
DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS by Yves Geerts Alcatel Microelectronics, Belgium Michiel Steyaert KU Leuven, Belgium and Willy Sansen KU Leuven,
More information[Kumar, 2(9): September, 2013] ISSN: Impact Factor: 1.852
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY Design and Performance analysis of Low power CMOS Op-Amp Anand Kumar Singh *1, Anuradha 2, Dr. Vijay Nath 3 *1,2 Department of
More informationLow Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation
Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation Maryam Borhani, Farhad Razaghian Abstract A design for a rail-to-rail input and output operational amplifier is introduced.
More informationDAT175: Topics in Electronic System Design
DAT175: Topics in Electronic System Design Analog Readout Circuitry for Hearing Aid in STM90nm 21 February 2010 Remzi Yagiz Mungan v1.10 1. Introduction In this project, the aim is to design an adjustable
More informationA Low Power Low Voltage High Performance CMOS Current Mirror
RESEARCH ARTICLE OPEN ACCESS A Low Power Low Voltage High Performance CMOS Current Mirror Sirish Rao, Sampath Kumar V Department of Electronics & Communication JSS Academy of Technical Education Noida,
More informationAn accurate track-and-latch comparator
An accurate track-and-latch comparator K. D. Sadeghipour a) University of Tabriz, Tabriz 51664, Iran a) dabbagh@tabrizu.ac.ir Abstract: In this paper, a new accurate track and latch comparator circuit
More informationDesign of Low Voltage Low Power CMOS OP-AMP
RESEARCH ARTICLE OPEN ACCESS Design of Low Voltage Low Power CMOS OP-AMP Shahid Khan, Prof. Sampath kumar V. Electronics & Communication department, JSSATE ABSTRACT Operational amplifiers are an integral
More informationLow Voltage CMOS op-amp with Rail-to-Rail Input/Output Swing.
ow oltage CMOS op-amp with Rail-to-Rail Input/Output Swing. S Gopalaiah and A P Shivaprasad Electrical Communication Engineering Department Indian Institute of Science Bangalore-56. svg@ece.iisc.ernet.in
More informationWe are IntechOpen, the world s leading publisher of Open Access books Built by scientists, for scientists. International authors and editors
We are IntechOpen, the world s leading publisher of Open Access books Built by scientists, for scientists 4,000 116,000 120M Open access books available International authors and editors Downloads Our
More informationA 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset and over-120db CMRR
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 20, Number 4, 2017, 301 312 A 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset
More informationA 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption
A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption IEEE Transactions on circuits and systems- Vol 59 No:3 March 2012 Abstract A class AB audio amplifier is used to drive
More informationDesign and Analysis of Low Power Two Stage CMOS Op- Amp with 50nm Technology
Design and Analysis of Low Power Two Stage CMOS Op- Amp with 50nm Technology Swetha Velicheti, Y. Sandhyarani, P.Praveen kumar, B.Umamaheshrao Assistant Professor, Dept. of ECE, SSCE, Srikakulam, A.P.,
More informationDESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT
DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT PRADEEP G CHAGASHETTI Mr. H.V. RAVISH ARADHYA Department of E&C Department of E&C R.V.COLLEGE of ENGINEERING R.V.COLLEGE of ENGINEERING Bangalore
More informationSensors & Transducers Published by IFSA Publishing, S. L.,
Sensors & Transducers Published by IFSA Publishing, S. L., 208 http://www.sensorsportal.com Fully Differential Operation Amplifier Using Self Cascode MOSFET Structure for High Slew Rate Applications Kalpraj
More informationDesign Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage
Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage Sadeque Reza Khan Department of Electronic and Communication Engineering, National
More informationModulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies
A. Pena Perez, V.R. Gonzalez- Diaz, and F. Maloberti, ΣΔ Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies, IEEE Proceeding of Latin American Symposium on Circuits and Systems, Feb.
More informationA low-variation on-resistance CMOS sampling switch for high-speed high-performance applications
A low-variation on-resistance CMOS sampling switch for high-speed high-performance applications MohammadReza Asgari 1 and Omid Hashemipour 2a) 1 Microelectronic Lab, Shahid Beheshti University, G. C. Tehran,
More informationDesign of a low voltage,low drop-out (LDO) voltage cmos regulator
Design of a low,low drop-out (LDO) cmos regulator Chaithra T S Ashwini Abstract- In this paper a low, low drop-out (LDO) regulator design procedure is proposed and implemented using 0.25 micron CMOS process.
More informationINF4420 Switched capacitor circuits Outline
INF4420 Switched capacitor circuits Spring 2012 1 / 54 Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators 2 / 54 Introduction Discrete time analog
More informationA Novel Design of Low Voltage,Wilson Current Mirror based Wideband Operational Transconductance Amplifier
A Novel Design of Low Voltage,Wilson Current Mirror based Wideband Operational Transconductance Amplifier Kehul A. Shah 1, N.M.Devashrayee 2 1(Associative Prof., Department of Electronics and Communication,
More informationRail to rail CMOS complementary input stage with only one active differential pair at a time
LETTER IEICE Electronics Express, Vol.11, No.12, 1 5 Rail to rail CMOS complementary input stage with only one active differential pair at a time Maria Rodanas Valero 1a), Alejandro Roman-Loera 2, Jaime
More informationOperational Amplifiers
CHAPTER 9 Operational Amplifiers Analog IC Analysis and Design 9- Chih-Cheng Hsieh Outline. General Consideration. One-Stage Op Amps / Two-Stage Op Amps 3. Gain Boosting 4. Common-Mode Feedback 5. Input
More informationDESIGN HIGH SPEED, LOW NOISE, LOW POWER TWO STAGE CMOS OPERATIONAL AMPLIFIER. Himanshu Shekhar* 1, Amit Rajput 1
ISSN 2277-2685 IJESR/June 2014/ Vol-4/Issue-6/319-323 Himanshu Shekhar et al./ International Journal of Engineering & Science Research DESIGN HIGH SPEED, LOW NOISE, LOW POWER TWO STAGE CMOS OPERATIONAL
More informationDesign of Rail-to-Rail Op-Amp in 90nm Technology
IJSTE - International Journal of Science Technology & Engineering Volume 1 Issue 2 August 2014 ISSN(online) : 2349-784X Design of Rail-to-Rail Op-Amp in 90nm Technology P R Pournima M.Tech Electronics
More informationECE315 / ECE515 Lecture 7 Date:
Lecture 7 ate: 01.09.2016 CG Amplifier Examples Biasing in MOS Amplifier Circuits Common Gate (CG) Amplifier CG Amplifier- nput is applied at the Source and the output is sensed at the rain. The Gate terminal
More informationRobust Ultra-Low Power Sub-threshold DTMOS Logic Λ
Robust Ultra-Low Power Sub-threshold DTMOS Logic Λ Hendrawan Soeleman, Kaushik Roy, and Bipul Paul Purdue University Department of Electrical and Computer Engineering West Lafayette, IN 797, USA fsoeleman,
More informationA Modified Structure for High-Speed and Low-Overshoot Comparator-Based Switched-Capacitor Integrator
A Modified tructure for High-peed and Low-Overshoot Comparator-Based witched-capacitor Integrator Ali Roozbehani*, eyyed Hossein ishgar**, and Omid Hashemipour*** * VLI Lab, hahid Beheshti University,
More informationA CMOS Low-Voltage, High-Gain Op-Amp
A CMOS Low-Voltage, High-Gain Op-Amp G N Lu and G Sou LEAM, Université Pierre et Marie Curie Case 203, 4 place Jussieu, 75252 Paris Cedex 05, France Telephone: (33 1) 44 27 75 11 Fax: (33 1) 44 27 48 37
More informationAnalog Integrated Circuits Fundamental Building Blocks
Analog Integrated Circuits Fundamental Building Blocks Basic OTA/Opamp architectures Faculty of Electronics Telecommunications and Information Technology Gabor Csipkes Bases of Electronics Department Outline
More informationBasic distortion definitions
Conclusions The push-pull second-generation current-conveyor realised with a complementary bipolar integration technology is probably the most appropriate choice as a building block for low-distortion
More informationRELAXED TIMING ISSUE IN GLOBAL FEEDBACK PATHS OF UNITY- STF SMASH SIGMA DELTA MODULATOR ARCHITECTURE
RELAXED TIMING ISSUE IN GLOBAL FEEDBACK PATHS OF UNITY- STF SMASH SIGMA DELTA MODULATOR ARCHITECTURE Mehdi Taghizadeh and Sirus Sadughi Department of Electrical Engineering, Science and Research Branch,
More informationAnalog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem
Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem A report Submitted to Canopus Systems Inc. Zuhail Sainudeen and Navid Yazdi Arizona State University July 2001 1. Overview
More informationECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN
ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN OPAMP DESIGN AND SIMULATION Vishal Saxena OPAMP DESIGN PROJECT R 2 v out v in /2 R 1 C L v in v out V CM R L V CM C L V CM -v in /2 R 1 C L (a) (b) R 2 ECE415/EO
More informationAn Analog Phase-Locked Loop
1 An Analog Phase-Locked Loop Greg Flewelling ABSTRACT This report discusses the design, simulation, and layout of an Analog Phase-Locked Loop (APLL). The circuit consists of five major parts: A differential
More informationINF4420. Switched capacitor circuits. Spring Jørgen Andreas Michaelsen
INF4420 Switched capacitor circuits Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators
More informationECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers
ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers Objective Design, simulate and layout various inverting amplifiers. Introduction Inverting amplifiers are fundamental building blocks of electronic
More informationGain Boosted Telescopic OTA with 110db Gain and 1.8GHz. UGF
International Journal of Electronic Engineering Research ISSN 0975-6450 Volume 2 Number 2 (2010) pp. 159 166 Research India Publications http://www.ripublication.com/ijeer.htm Gain Boosted Telescopic OTA
More informationLecture 3 Switched-Capacitor Circuits Trevor Caldwell
Advanced Analog Circuits Lecture 3 Switched-Capacitor Circuits Trevor Caldwell trevor.caldwell@analog.com Lecture Plan Date Lecture (Wednesday 2-4pm) Reference Homework 2017-01-11 1 MOD1 & MOD2 ST 2, 3,
More informationRevision History. Contents
Revision History Ver. # Rev. Date Rev. By Comment 0.0 9/15/2012 Initial draft 1.0 9/16/2012 Remove class A part 2.0 9/17/2012 Comments and problem 2 added 3.0 10/3/2012 cmdmprobe re-simulation, add supplement
More informationLow power high-gain class-ab OTA with dynamic output current scaling
LETTER IEICE Electronics Express, Vol.0, No.3, 6 Low power high-gain class-ab OTA with dynamic output current scaling Youngil Kim a) and Sangsun Lee b) Department Nanoscale Semiconductor Engineering, Hanyang
More informationDesign of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications
RESEARCH ARTICLE OPEN ACCESS Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications Sharon Theresa George*, J. Mangaiyarkarasi** *(Department of Information and Communication
More informationPerformance Enhanced Op- Amp for 65nm CMOS Technologies and Below
Aldo Pena Perez and F. Maloberti, Performance Enhanced Op- Amp for 65nm CMOS Technologies and Below, IEEE Proceeding of the International Symposium on Circuits and Systems, pp. 21 24, May 212. 2xx IEEE.
More informationA Clock Generating System for USB 2.0 with a High-PSR Bandgap Reference Generator
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 14, Number 4, 2011, 380 391 A Clock Generating System for USB 2.0 with a High-PSR Bandgap Reference Generator Seok KIM 1, Seung-Taek YOO 1,2,
More informationDesign and Analysis of a Continuous-Time Common-Mode Feedback Circuit Based on Differential-Difference Amplifier
Research Journal of Applied Sciences, Engineering and Technology 4(5): 45-457, 01 ISSN: 040-7467 Maxwell Scientific Organization, 01 Submitted: September 9, 011 Accepted: November 04, 011 Published: March
More informationPerformance Evaluation of Different Types of CMOS Operational Transconductance Amplifier
Performance Evaluation of Different Types of CMOS Operational Transconductance Amplifier Kalpesh B. Pandya 1, Kehul A. shah 2 1 Gujarat Technological University, Department of Electronics & Communication,
More informationLow-voltage high dynamic range CMOS exponential function generator
Applied mathematics in Engineering, Management and Technology 3() 015:50-56 Low-voltage high dynamic range CMOS exponential function generator Behzad Ghanavati Department of Electrical Engineering, College
More informationDesign and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing
Design and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing N.Rajini MTech Student A.Akhila Assistant Professor Nihar HoD Abstract This project presents two original implementations
More informationA NOVEL DESIGN OF CURRENT MODE MULTIPLIER/DIVIDER CIRCUITS FOR ANALOG SIGNAL PROCESSING
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 3, Issue. 10, October 2014,
More informationCHAPTER 3 DESIGN OF PIPELINED ADC USING SCS-CDS AND OP-AMP SHARING TECHNIQUE
CHAPTER 3 DESIGN OF PIPELINED ADC USING SCS-CDS AND OP-AMP SHARING TECHNIQUE 3.1 INTRODUCTION An ADC is a device which converts a continuous quantity into discrete digital signal. Among its types, pipelined
More informationDesign of a Sample and Hold Circuit using Rail to Rail Low Voltage Compact Operational Amplifier and bootstrap Switching
RESEARCH ARTICLE OPEN ACCESS Design of a Sample and Hold Circuit using Rail to Rail Low Voltage Compact Operational Amplifier and bootstrap Switching Annu Saini, Prity Yadav (M.Tech. Student, Department
More informationA 10 bit, 1.8 GS/s Time Interleaved Pipeline ADC
A 10 bit, 1.8 GS/s Time Interleaved Pipeline ADC M. Åberg 2, A. Rantala 2, V. Hakkarainen 1, M. Aho 1, J. Riikonen 1, D. Gomes Martin 2, K. Halonen 1 1 Electronic Circuit Design Laboratory Helsinki University
More informationDesign of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications
Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications Prema Kumar. G Shravan Kudikala Casest, School Of Physics Casest, School Of Physics University Of Hyderabad
More informationLow-Power Pipelined ADC Design for Wireless LANs
Low-Power Pipelined ADC Design for Wireless LANs J. Arias, D. Bisbal, J. San Pablo, L. Quintanilla, L. Enriquez, J. Vicente, J. Barbolla Dept. de Electricidad y Electrónica, E.T.S.I. de Telecomunicación,
More informationIMPLEMENTATION OF A LOW-KICKBACK-NOISE LATCHED COMPARATOR FOR HIGH-SPEED ANALOG-TO-DIGITAL DESIGNS IN 0.18
International Journal of Electronics, Communication & Instrumentation Engineering Research and Development (IJECIERD) ISSN 2249-684X Vol. 2 Issue 4 Dec - 2012 43-56 TJPRC Pvt. Ltd., IMPLEMENTATION OF A
More informationAnalysis and Design of Analog Integrated Circuits Lecture 20. Advanced Opamp Topologies (Part II)
Analysis and Design of Analog Integrated Circuits Lecture 20 Advanced Opamp Topologies (Part II) Michael H. Perrott April 15, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Outline of Lecture
More informationISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4
ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4 25.4 A 1.8V 14b 10MS/s Pipelined ADC in 0.18µm CMOS with 99dB SFDR Yun Chiu, Paul R. Gray, Borivoje Nikolic University of California, Berkeley,
More informationIN the design of the fine comparator for a CMOS two-step flash A/D converter, the main design issues are offset cancelation
JOURNAL OF STELLAR EE315 CIRCUITS 1 A 60-MHz 150-µV Fully-Differential Comparator Erik P. Anderson and Jonathan S. Daniels (Invited Paper) Abstract The overall performance of two-step flash A/D converters
More informationComparison between Analog and Digital Current To PWM Converter for Optical Readout Systems
Comparison between Analog and Digital Current To PWM Converter for Optical Readout Systems 1 Eun-Jung Yoon, 2 Kangyeob Park, 3* Won-Seok Oh 1, 2, 3 SoC Platform Research Center, Korea Electronics Technology
More informationSecond-Order Sigma-Delta Modulator in Standard CMOS Technology
SERBIAN JOURNAL OF ELECTRICAL ENGINEERING Vol. 1, No. 3, November 2004, 37-44 Second-Order Sigma-Delta Modulator in Standard CMOS Technology Dragiša Milovanović 1, Milan Savić 1, Miljan Nikolić 1 Abstract:
More informationInter-Ing INTERDISCIPLINARITY IN ENGINEERING SCIENTIFIC INTERNATIONAL CONFERENCE, TG. MUREŞ ROMÂNIA, November 2007.
Inter-Ing 2007 INTERDISCIPLINARITY IN ENGINEERING SCIENTIFIC INTERNATIONAL CONFERENCE, TG. MUREŞ ROMÂNIA, 15-16 November 2007. A FULLY BALANCED, CCII-BASED TRANSCONDUCTANCE AMPLIFIER AND ITS APPLICATION
More informationAN increasing number of video and communication applications
1470 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 9, SEPTEMBER 1997 A Low-Power, High-Speed, Current-Feedback Op-Amp with a Novel Class AB High Current Output Stage Jim Bales Abstract A complementary
More informationHIGH GAIN, HIGH BANDWIDTH AND LOW POWER FOLDED CASCODE OTA WITH SELF CASCODE AND DTMOS TECHNIQUE
HIGH GAIN, HIGH BANDWIDTH AND LOW POWER FOLDED CASCODE OTA WITH SELF CASCODE AND DTMOS TECHNIQUE * Kirti, ** Dr Jasdeep kaur Dhanoa, *** Dilpreet Badwal Indira Gandhi Delhi Technical University For Women,
More informationG m /I D based Three stage Operational Amplifier Design
G m /I D based Three stage Operational Amplifier Design Rishabh Shukla SVNIT, Surat shuklarishabh31081988@gmail.com Abstract A nested Gm-C compensated three stage Operational Amplifier is reviewed using
More informationDesign of High-Resolution MOSFET-Only Pipelined ADCs with Digital Calibration
Design of High-Resolution MOSET-Only Pipelined ADCs with Digital Calibration Hamed Aminzadeh, Mohammad Danaie, and Reza Lotfi Integrated Systems Lab., EE Dept., erdowsi University of Mashhad, Mashhad,
More informationAnalog Integrated Circuits. Lecture 7: OpampDesign
Analog Integrated Circuits Lecture 7: OpampDesign ELC 601 Fall 2013 Dr. Ahmed Nader Dr. Mohamed M. Aboudina anader@ieee.org maboudina@gmail.com Department of Electronics and Communications Engineering
More informationCHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC
138 CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC 6.1 INTRODUCTION The Clock generator is a circuit that produces the timing or the clock signal for the operation in sequential circuits. The circuit
More informationA 3-10GHz Ultra-Wideband Pulser
A 3-10GHz Ultra-Wideband Pulser Jan M. Rabaey Simone Gambini Davide Guermandi Electrical Engineering and Computer Sciences University of California at Berkeley Technical Report No. UCB/EECS-2006-136 http://www.eecs.berkeley.edu/pubs/techrpts/2006/eecs-2006-136.html
More informationCHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations
CHAPTER 3 Instrumentation Amplifier (IA) Background 3.1 Introduction The IAs are key circuits in many sensor readout systems where, there is a need to amplify small differential signals in the presence
More informationDESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP
DESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP 1 B. Praveen Kumar, 2 G.Rajarajeshwari, 3 J.Anu Infancia 1, 2, 3 PG students / ECE, SNS College of Technology, Coimbatore, (India)
More informationDesign of Pipeline Analog to Digital Converter
Design of Pipeline Analog to Digital Converter Vivek Tripathi, Chandrajit Debnath, Rakesh Malik STMicroelectronics The pipeline analog-to-digital converter (ADC) architecture is the most popular topology
More informationECEN 474/704 Lab 7: Operational Transconductance Amplifiers
ECEN 474/704 Lab 7: Operational Transconductance Amplifiers Objective Design, simulate and layout an operational transconductance amplifier. Introduction The operational transconductance amplifier (OTA)
More informationDesign and Simulation of an Operational Amplifier with High Gain and Bandwidth for Switched Capacitor Filters
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 11, Issue 1 Ver. II (Jan. Feb. 2016), PP 47-53 www.iosrjournals.org Design and Simulation
More informationFractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter
J. Park, F. Maloberti: "Fractional-N PLL with 90 Phase Shift Lock and Active Switched-Capacitor Loop Filter"; Proc. of the IEEE Custom Integrated Circuits Conference, CICC 2005, San Josè, 21 September
More informationDesign of Low Voltage and High Speed Double-Tail Dynamic Comparator for Low Power Applications
International Journal of Engineering Inventions e-issn: 2278-7461, p-issn: 2319-6491 Volume 3, Issue 11 (June 2014) PP: 1-7 Design of Low Voltage and High Speed Double-Tail Dynamic Comparator for Low Power
More informationLow Power Phase Locked Loop Design with Minimum Jitter
Low Power Phase Locked Loop Design with Minimum Jitter Krishna B. Makwana, Prof. Naresh Patel PG Student (VLSI Technology), Dept. of ECE, Vishwakarma Engineering College, Chandkheda, Gujarat, India Assistant
More informationChapter 13: Introduction to Switched- Capacitor Circuits
Chapter 13: Introduction to Switched- Capacitor Circuits 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4 Switched-Capacitor Integrator 13.5 Switched-Capacitor
More informationCMOS Operational-Amplifier
CMOS Operational-Amplifier 1 What will we learn in this course How to design a good OP Amp. Basic building blocks Biasing and Loading Swings and Bandwidth CH2(8) Operational Amplifier as A Black Box Copyright
More informationIJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 03, 2016 ISSN (online):
IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 03, 2016 ISSN (online): 2321-0613 Design and Analysis of Wide Swing Folded-Cascode OTA using 180nm Technology Priyanka
More informationA 13.5-b 1.2-V Micropower Extended Counting A/D Converter
176 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 2, FEBRUARY 2001 A 13.5-b 1.2-V Micropower Extended Counting A/D Converter Pieter Rombouts, Member, IEEE, Wim De Wilde, and Ludo Weyten, Member, IEEE
More informationISSN Page 32. Figure 1.1: Black box representation of the basic current conveyor.
DESIGN OF CURRENT CONVEYOR USING OPERATIONAL AMPLIFIER Nidhi 1, Narender kumar 2 1 M.tech scholar, 2 Assistant Professor, Deptt. of ECE BRCMCET, Bahal 1 nidhibajaj44@g mail.com Abstract-- The paper focuses
More informationSOLIMAN A. MAHMOUD Department of Electrical Engineering, Faculty of Engineering, Cairo University, Fayoum, Egypt
Journal of Circuits, Systems, and Computers Vol. 14, No. 4 (2005) 667 684 c World Scientific Publishing Company DIGITALLY CONTROLLED CMOS BALANCED OUTPUT TRANSCONDUCTOR AND APPLICATION TO VARIABLE GAIN
More informationBasic OpAmp Design and Compensation. Chapter 6
Basic OpAmp Design and Compensation Chapter 6 6.1 OpAmp applications Typical applications of OpAmps in analog integrated circuits: (a) Amplification and filtering (b) Biasing and regulation (c) Switched-capacitor
More informationUniversity of Michigan, EECS413 Final project. A High Speed Operational Amplifier. 1. A High Speed Operational Amplifier
University of Michigan, EECS413 Final project. A High Speed Operational Amplifier. 1 A High Speed Operational Amplifier A. Halim El-Saadi, Mohammed El-Tanani, University of Michigan Abstract This paper
More information