2. Introduction to MOS Amplifiers: Concepts and MOS Small-Signal-Model
|
|
- Elmer Johnston
- 6 years ago
- Views:
Transcription
1 2. Introduction to MOS mpliiers: Concepts and MOS Small-Signal-Model Sedra & Smith Sec. 5.4 & 5.6 S&S 5 th Ed: Sec. 4.4 & 4.6 ECE 102, Fall 2012, F. Najmabadi
2 NMOS Transer Function 1 Transer Function: elation between output and input oltages. i Circuit Equations: o NMOS i characteristics: i, o KL: o i F. Najmabadi, ECE102, Fall /26
3 NMOS Transer Function 2 1 For < t, NMOS is in cuto: i 0 & i 2 Just to the right o point : o O t is small, so i is small. o i is close to o Thus, > O and NMOS is in saturation. F. Najmabadi, ECE102, Fall /26
4 NMOS Transer Function 2 4 To the right o point B, < O t and NMOS enters triode. Point B is called the Edge o Saturation 3 s increases: o O t and i become larger; o i becomes smaller. o t point B, O F. Najmabadi, ECE102, Fall /26
5 NMOS Transer Function 2 1 For < t, NMOS is in cuto: i 0 & i 4 To the right o point B, < O t and NMOS enters triode. Point B is called the Edge o Saturation 2 Just to the right o point : o O t is small, so i is small. o i is close to o Thus, > O and NMOS is in saturation. 3 s increases: o O t and i become larger; o i becomes smaller. o t point B, O F. Najmabadi, ECE102, Fall /26
6 Graphical analysis o NMOS Transer Function 1 i NMOS i- Characterisitics : KL : i i, KL equation is a plane in this space. Intersection o KL plane with the i characteristics surace is a line. NMOS operating point is on this line depending on the alue o. I we look rom the bottom i axis out o the paper, we can see the transer unction. F. Najmabadi, ECE102, Fall /26
7 Graphical analysis o NMOS Transer Function 6 Looking parallel to axis Eery point on the load line corresponds to a speciic alue. Looking rom the bottom s increases, NMOS moes up the load line. F. Najmabadi, ECE102, Fall /26
8 Foundation o Transistor mpliiers 1 oltage ampliier requires o / i const. 2 examples below MOS transer unction is NOT linear o / i can be negatie minus sign represents a 180 o phase shit In saturation, howeer, transer unction looks linear but shited F. Najmabadi, ECE102, Fall /26
9 Foundation o Transistor mpliiers 2 In saturation, transer unction appear to be linear pproximate the transer unction with a tangent line at point Q with a slope o G: G ds G gs linear relationship or ds and gs F. Najmabadi, ECE102, Fall /26
10 Foundation o Transistor mpliiers 3 Let us consider the response i NMOS remains in saturation at all times and is a combination o a constant alue and a signal gs. gs F. Najmabadi, ECE102, Fall /26
11 The response to a combination o gs can be ound rom the transer unction F. Najmabadi, ECE102, Fall /26
12 esponse to the signal appears to be linear esponse o is also made o a constant part and a signal response part ds. Constant part o the response,, is ONLY related to, the constant part o the input Q point on the transer unction o preious slide. o i.e., i gs 0, then ds 0 The shape o the time arying portion o the response ds is similar to gs. o i.e., ds is proportional to the input signal, gs F. Najmabadi, ECE102, Fall /26
13 lthough the oerall response is non-linear, the transer unction or the signal is linear! Constant: Bias Signal and response ds gs ds i I i d gs Non-linear relationship among these parameters pproximately Linear relationship among these parameters F. Najmabadi, ECE102, Fall /26
14 Important Points and einitions! Signal: We want the response o the circuit to this input. Bias: State o the system when there is no signal. o Bias is constant in time may ary extremely slowly compared to signal o Purpose o the bias is to ensure that MOS is in saturation at all times. esponse o the circuit and its elements to the signal is dierent than its response to the Bias or to Bias signal: o Signal i characteristics o elements are dierent, i.e. relationships among gs, ds, i d is dierent rom relationships among,, i. o Signal transer unction o the circuit is dierent rom the transer unction or total input Bias signal. F. Najmabadi, ECE102, Fall /26
15 Issues in deeloping a MOS ampliier: 1. Find the i characteristics o the elements or the signal which can be dierent than their characteristics equation or bias. o This will lead to dierent circuit conigurations or bias ersus signal 2. Compute circuit response to the signal o Focus on undamental MOS ampliier conigurations 3. How to establish a Bias point bias is the state o the system when there is no signal. o o Stable and robust bias point should be resilient to ariations in µ n C ox W/L, t, due to temperature and/or manuacturing ariability. Bias point details impact small signal response e.g., gain o the ampliier. F. Najmabadi, ECE102, Fall /26
16 Signal Circuit 1 We will ind signal i characteristics o arious elements. 2 In order to use circuit theory tools, we will use the signal i characteristics o arious elements to assign a circuit symbol. e.g., o o We will see that the diode signal i characteristics is linear so or signals, diode can be modeled as a circuit theory resistor. In this manner, we will arrie at a signal circuit.
17 Bias and Signal Circuits Bias & Signal Bias Signal only Bias Signal - Bias? MOS... : : i, I, i i r, r gs,... MOS... : :, I,, I, MOS... : : r gs, i, r ds, i d, F. Najmabadi, ECE102, Fall /26
18 Finding signal circuit elements -- esistor esistor oltage Current i Equation Bias Signal: i i Bias: I I Signal: r i r i I?? r i I i I r i r resistor remains as a resistor in the signal circuit. F. Najmabadi, ECE102, Fall /26
19 Finding signal circuit elements IS & ICS Independent oltage source oltage Current i Equation Bias Signal: IS i IS IS const Bias: IS I IS IS const Signal: is IS IS i is i IS I IS?? is IS IS 0 is 0, i is 0 Similarly: n independent oltage source becomes a short circuit! n independent current source becomes an open circuit! F. Najmabadi, ECE102, Fall /26 Exercise: Show that dependent sources remain as dependent sources
20 Summary o signal circuit elements esistors& capacitors: o Capacitor act as open circuit in the bias circuit. The Same Independent oltage source e.g., : Eectiely grounded Independent current source: Eectiely open circuit o Careul about current mirrors as they are NOT ideal current sources early eect and/or channel-length modulation was ignored! ependent sources: Non-linear Elements: o iodes & transistors? The Same ierent! F. Najmabadi, ECE102, Fall /26
21 Formal deriation o small signal model F. Najmabadi, ECE102, Fall / ! a a >> a << Small signal means: a a a g i 1 Signal Bias or element i, : i Bias or element I, : I Signal or element i a, a : i a g a a a a i... 2!... 2! Taylor Series Expansion a a I I i i 1
22 Small signal model s i characteristics Small signal model is equialent to approximating the non-liner i characteristics cure by a line tangent to the i cure at the bias point i d r d d nt I F. Najmabadi, ECE102, Fall /26
23 eriation o MOS small signal model 1 MOS i equations: i, i G 0 Signal Bias or MOS i,, : i,, i G 0 Bias or MOS I,, : I,, I G 0 Signal or MOS i d, gs, ds : i d g gs, ds, i g 0 I i d i, Taylor Series Expansion in 2 ariables,,,... I, gs, ds i d, gs, ds F. Najmabadi, ECE102, Fall /26
24 eriation o MOS small signal model 2 F. Najmabadi, ECE102, Fall /26 ds gs d i,,, t ox n L W C i λ µ m O t t ox n t ox n g I L W C L W C ,, λ µ λ µ o t ox n t ox n r I I L W C L W C , 2, λ λ λ λ λ µ λ µ λ 0 g o ds gs m d i r g i
25 MOS small signal circuit model Input open circuit i 0 and i g g d m gs r ds o Statement o KCL Two elements in parallel g m I ro gmro >> 1 λ I λ O O O F. Najmabadi, ECE102, Fall /26
26 PMOS small signal model is identical to NMOS PMOS* NMOS PMOS small-signal circuit model is identical to NMOS o We will use NMOS circuit model or both! o For both NMOS and PMOS, while i 0 and I 0, signal quantities: i d, gs, and ds, can be negatie! F. Najmabadi, ECE102, Fall /26
2. Introduction to MOS Amplifiers: Transfer Function Biasing & Small-Signal-Model Concepts
2. Introduction to MOS Amplifiers: Transfer Function Biasing & Small-Signal-Model Concepts Reading: Sedra & Smith Sec. 5.4 (S&S 5 th Ed: Sec. 4.4) ECE 102, Fall 2011, F. Najmabadi NMOS Transfer Function
More informationMOSFET Amplifier Configuration. MOSFET Amplifier Configuration
MOSFET Amplifier Configuration Single stage The signal is fed to the amplifier represented as sig with an internal resistance sig. MOSFET is represented by its small signal model. Generally interested
More information8. Biasing Transistor Amplifiers
8. iasing Transistor Amplifiers Lecture notes: Sec. 5 Sedra & Smith (6 th d): Sec. 5.4, 5.6 & 6.3-6.4 Sedra & Smith (5 th d): Sec. 4.4, 4.6 & 5.3-5.4 65, Winter013, F. Najmabadi ssues in developing a transistor
More informationCourse Outline. 4. Chapter 5: MOS Field Effect Transistors (MOSFET) 5. Chapter 6: Bipolar Junction Transistors (BJT)
Course Outline 1. Chapter 1: Signals and Amplifiers 1 2. Chapter 3: Semiconductors 3. Chapter 4: Diodes 4. Chapter 5: MOS Field Effect Transistors (MOSFET) 5. Chapter 6: Bipolar Junction Transistors (BJT)
More informationEE 171. MOS Transistors (Chapter 5) University of California, Santa Cruz May 1, 2007
EE 171 MOS Transistors (Chapter 5) Uniersity of California, Santa Cruz May 1, 007 FET: Fiel Effect Transistors MOSFET (Metal-Oxie-Semiconuctor) N-channel (NMOS) P-channel (PMOS) Enhancement type (V to
More informationProf. Paolo Colantonio a.a
Pro. Paolo Colantonio a.a. 03 4 Operational ampliiers (op amps) are among the most widely used building blocks in electronics they are integrated circuits (ICs) oten DIL (or DIP) or SMT (or SMD) DIL (or
More informationWeek 7: Common-Collector Amplifier, MOS Field Effect Transistor
EE 2110A Electronic Circuits Week 7: Common-Collector Amplifier, MOS Field Effect Transistor ecture 07-1 Topics to coer Common-Collector Amplifier MOS Field Effect Transistor Physical Operation and I-V
More informationStudy Guide for the First Exam
Study Guide or the First Exam Chemistry 838 Fall 27 T V Atkinson Department o Chemistry Michigan State Uniersity East Lansing, MI 48824 Table o Contents Table o Contents...1 Table o Tables...1 Table o
More informationDigital Electronics. Assign 1 and 0 to a range of voltage (or current), with a separation that minimizes a transition region. Positive Logic.
Digital Electronics Assign 1 and 0 to a range of voltage (or current), with a separation that minimizes a transition region Positive Logic Logic 1 Negative Logic Logic 0 Voltage Transition Region Transition
More informationECE315 / ECE515 Lecture 7 Date:
Lecture 7 ate: 01.09.2016 CG Amplifier Examples Biasing in MOS Amplifier Circuits Common Gate (CG) Amplifier CG Amplifier- nput is applied at the Source and the output is sensed at the rain. The Gate terminal
More informationChapter 10 Differential Amplifiers
Chapter 10 Differential Amplifiers 10.1 General Considerations 10.2 Bipolar Differential Pair 10.3 MOS Differential Pair 10.4 Cascode Differential Amplifiers 10.5 Common-Mode Rejection 10.6 Differential
More informationD n ox GS THN DS GS THN DS GS THN. D n ox GS THN DS GS THN DS GS THN
Name: EXAM #3 Closed book, closed notes. Calculators may be used for numeric computations only. All work is to be your own - show your work for maximum partial credit. Data: Use the following data in all
More informationINTRODUCTION TO ELECTRONICS EHB 222E
INTRODUCTION TO ELECTRONICS EHB 222E MOS Field Effect Transistors (MOSFETS II) MOSFETS 1/ INTRODUCTION TO ELECTRONICS 1 MOSFETS Amplifiers Cut off when v GS < V t v DS decreases starting point A, once
More informationStudy Guide for the First Exam
Study Guide or the First Exam Chemistry 838 Fall 005 T V Atkinson Department o Chemistry Michigan State Uniersity East Lansing, MI 4884 The leel o knowledge and detail expected or the exam is that o the
More informationMOSFET Common Source Amplifier
Microelectronic Circuits MOSFET Common Source Amplifier Slide 1 Small nal Model The definition of Transconductance g m i D S S S k n W L O The definition of output resistance r o DS I The definition of
More informationMOS Field Effect Transistors
MOS Field Effect Transistors A gate contact gate interconnect n polysilicon gate source contacts W active area (thin oxide area) polysilicon gate contact metal interconnect drain contacts A bulk contact
More informationRevision: June 11, E Main Suite D Pullman, WA (509) Voice and Fax
Reision: June 11, 2010 215 E Main Suite D Pullman, WA 99163 (509) 334 6306 Voice and Fax Oeriew In preious chapters, we hae seen that it is possible to characterize a circuit consisting of sources and
More informationISSUE: April Fig. 1. Simplified block diagram of power supply voltage loop.
ISSUE: April 200 Why Struggle with Loop ompensation? by Michael O Loughlin, Texas Instruments, Dallas, TX In the power supply design industry, engineers sometimes have trouble compensating the control
More informationECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 2: Basic MOS Physics Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture Semiconductor
More informationMOSFET Amplifier Design
MOSFET Amplifier Design Introduction In this lab, you will design a basic 2-stage amplifier using the same 4007 chip as in lab 2. As a reminder, the PSpice model parameters are: NMOS: LEVEL=1, VTO=1.4,
More informationEE311: Electrical Engineering Junior Lab, Fall 2006 Experiment 4: Basic MOSFET Characteristics and Analog Circuits
EE311: Electrical Engineering Junior Lab, Fall 2006 Experiment 4: Basic MOSFET Characteristics and Analog Circuits Objective This experiment is designed for students to get familiar with the basic properties
More information55:041 Electronic Circuits
55:041 Electronic Circuits Mosfet Review Sections of Chapter 3 &4 A. Kruger Mosfet Review, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width 1 10-6 m or less Thickness 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor
More informationAnalysis and Design of Analog Integrated Circuits Lecture 8. Cascode Techniques
Analysis and Design of Analog Integrated Circuits Lecture 8 Cascode Techniques Michael H. Perrott February 15, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Review of Large Signal Analysis
More informationLecture 34: Designing amplifiers, biasing, frequency response. Context
Lecture 34: Designing amplifiers, biasing, frequency response Prof J. S. Smith Context We will figure out more of the design parameters for the amplifier we looked at in the last lecture, and then we will
More informationECE 340 Lecture 40 : MOSFET I
ECE 340 Lecture 40 : MOSFET I Class Outline: MOS Capacitance-Voltage Analysis MOSFET - Output Characteristics MOSFET - Transfer Characteristics Things you should know when you leave Key Questions How do
More informationMOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals.
MOSFET Terminals The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals. For an n-channel MOSFET, the SOURCE is biased at a lower potential (often
More informationFinding Loop Gain in Circuits with Embedded Loops
Finding oop Gain in Circuits with Embedded oops Sstematic pproach to Multiple-oop nalsis bstract Stabilit analsis in eedback sstems is complicated b non-ideal behaior o circuit elements and b circuit topolog.
More informationECE 546 Lecture 12 Integrated Circuits
ECE 546 Lecture 12 Integrated Circuits Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine 1 Integrated Circuits IC Requirements
More informationEE105 Fall 2015 Microelectronic Devices and Circuits
EE105 Fall 2015 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 11-1 Transistor Operating Mode in Amplifiers Transistors are biased in flat part of
More information4.5 Biasing in MOS Amplifier Circuits
4.5 Biasing in MOS Amplifier Circuits Biasing: establishing an appropriate DC operating point for the MOSFET - A fundamental step in the design of a MOSFET amplifier circuit An appropriate DC operating
More informationLaboratory #9 MOSFET Biasing and Current Mirror
Laboratory #9 MOSFET Biasing and Current Mirror. Objectives 1. Review the MOSFET characteristics and transfer function. 2. Understand the relationship between the bias, the input signal and the output
More informationMOSFET in ON State (V GS > V TH )
ndian nstitute of Technology Jodhpur, Year 08 Analog Electronics (ourse ode: EE34) ecture 8 9: MOSFETs, Biasing ourse nstructor: Shree Prakash Tiwari Email: sptiwari@iitj.ac.in Webpage: http://home.iitj.ac.in/~sptiwari/
More informationEEC 118 Spring 2010 Lab #1: NMOS and PMOS Transistor Parameters
EEC 118 Spring 2010 Lab #1: NMOS and PMOS Transistor Parameters Dept. of Electrical and Computer Engineering University of California, Davis March 18, 2010 Reading: Rabaey Chapter 3 [1]. Reference: Kang
More informationECE315 / ECE515 Lecture 8 Date:
ECE35 / ECE55 Lecture 8 Date: 05.09.06 CS Amplifier with Constant Current Source Current Steering Circuits CS Stage Followed by CG Stage Cascode as Current Source Cascode as Amplifier ECE35 / ECE55 CS
More informationUNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press
UNIT-1 Bipolar Junction Transistors Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press Figure 6.1 A simplified structure of the npn transistor. Microelectronic Circuits, Sixth
More information12/01/2009. Practice with past exams
EE40 Final Exam Review Prof. Nathan Cheung 12/01/2009 Practice with past exams http://hkn.eecs.berkeley.edu/exam/list/?examcourse=ee%2040 Slide 1 Overview of Course Circuit components: R, C, L, sources
More informationLecture 14. FET Current and Voltage Sources and Current Mirrors. The Building Blocks of Analog Circuits - IV
Lecture 4 FET Current and oltage s and Current Mirrors The Building Blocks of Analog Circuits n this lecture you will learn: Current and voltage sources using FETs FET current mirrors Cascode current mirror
More informationWeek 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model
Week 9a OUTLINE MOSFET I vs. V GS characteristic Circuit models for the MOSFET resistive switch model small-signal model Reading Rabaey et al.: Chapter 3.3.2 Hambley: Chapter 12 (through 12.5); Section
More informationLecture 13. Biasing and Loading Single Stage FET Amplifiers. The Building Blocks of Analog Circuits - III
Lecture 3 Biasing and Loading Single Stage FET Amplifiers The Building Blocks of Analog Circuits III In this lecture you will learn: Current biasing of circuits Current sources and sinks for CS, CG, and
More information55:041 Electronic Circuits
55:04 Electronic Circuits Lecture -5 eiew of Op-Amps Sections of Chapters 9 & 4 A. Kruger Op-Amp eiew- eal-world Op-Amp In earlier courses, op-amp were often considered ideal Infinite input resistance
More informationAdvanced Test Equipment Rentals ATEC (2832)
Established 1981 Adanced Test Equipment Rentals www.atecorp.com 800-404-ATEC (2832) UNIVERSITY OF UTAH ELECTRICAL AND COMPUTER ENGINEERING DEPARTMENT ANALOG INTEGRATED CIRCUITS LAB LAB 5 Two-Stage CMOS
More informationChapter 4 Single-stage MOS amplifiers
Chapter 4 Single-stage MOS amplifiers ELEC-H402/CH4: Single-stage MOS amplifiers 1 Single-stage MOS amplifiers NMOS as an amplifier: example of common-source circuit NMOS amplifier example Introduction
More informationEE3301 Experiment 5 A BRIDGE RECTIFIER POWER SUPPLY
Fall 2000 Releant sections of textbook: Chapter 10 Output Stages and Power Supplies 10.5 inear oltage regulators 10.6 inear-power-supply design EE3301 Experiment 5 A BRIDGE RECTIFIER POWER SUPPY 1 Introduction
More informationEE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)
EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 7-1 Simplest Model of MOSFET (from EE16B) 7-2 CMOS Inverter 7-3 CMOS NAND
More informationLecture 13 - Digital Circuits (II) MOS Inverter Circuits. October 25, 2005
6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 13-1 Lecture 13 - Digital Circuits (II) MOS Inverter Circuits October 25, 25 Contents: 1. NMOS inverter with resistor pull-up (cont.) 2. NMOS
More informationElectronic Circuits for Mechatronics ELCT 609 Lecture 7: MOS-FET Amplifiers
Electronic Circuits for Mechatronics ELCT 609 Lecture 7: MOS-FET Amplifiers Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 Enhancement N-MOS Modes of Operation Mode V GS I DS V DS Cutoff
More informationDigital Electronics. Assign Ò1Ó and Ò0Ó to a range of voltage (or current), with a separation that minimizes a transition region.
Digital Electronics Assign Ò1Ó and Ò0Ó to a range of voltage (or current), with a separation that minimizes a transition region Positive Logic Logic 1 Negative Logic Logic 0 Voltage Transition egion Transition
More informationADVANCED ANALOG CIRCUIT DESIGN TECHNIQUES
ADVANCED ANALOG CIRCUIT DESIGN TECHNIQUES By Edgar Sánchez-Sinencio Oice 318-E WEB E-mail: s-sanchez@tamu.edu When: Tuesday and Thursday 8:00-9:15am Where: WEB 049 1 Advanced Analog Circuit Design Required
More informationELEC207 Linear Integrated Circuits
University o Nizwa Faculty o Engineering and Architecture Electrical and omputer Engineering ELE07 Linear Integrated ircuits Week 8 Ate Abu alim Fall 05/06 0/5/05 FILTE A ilter is a device that passes
More informationV o. ECE2280 Homework #1 Fall Use: ignore r o, V BE =0.7, β=100 V I = sin(20t) For DC analysis, assume that the capacitors are open
ECE2280 Homework #1 Fall 2011 1. Use: ignore r o, V BE =0.7, β=100 V I = 200.001sin(20t) For DC analysis, assume that the capacitors are open (a) Solve for the DC currents: a. I B b. I E c. I C (b) Solve
More informationDesign and Layout of Two Stage High Bandwidth Operational Amplifier
Design and Layout of Two Stage High Bandwidth Operational Amplifier Yasir Mahmood Qureshi Abstract This paper presents the design and layout of a two stage, high speed operational amplifiers using standard
More informationELG 2135 ELECTRONICS I FOURTH CHAPTER : BIPOLAR JUNCTION TRANSISTORS
ELG 2135 ELECTRONICS I FOURTH CHAPTER : BIPOLAR JUNCTION TRANSISTORS Session WINTER 2003 Dr M. YAGOUB Fourth Chapter: Bipolar Junction Transistors IV - 2 _ Haing studied the junction diode, which is the
More informationLecture 13 - Digital Circuits (II) MOS Inverter Circuits. March 22, 2001
6.12 - Microelectronic Devices and Circuits - Spring 21 Lecture 13-1 Lecture 13 - Digital Circuits (II) MOS Inverter Circuits March 22, 21 Contents: 1. NMOS inverter with resistor pull-up (cont.) 2. NMOS
More informationReview Sheet for Midterm #2
Review Sheet for Midterm #2 Brian Bircumshaw brianb@eecs.berkeley.edu 1 Miterm #1 Review See Table 1 on the following page for a list of the most important equations you should know from Midterm #1. 2
More information55:041 Electronic Circuits
55:041 Electronic Circuits MOSFETs Sections of Chapter 3 &4 A. Kruger MOSFETs, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width = 1 10-6 m or less Thickness = 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor
More informationHomework Assignment 07
Homework Assignment 07 Question 1 (Short Takes). 2 points each unless otherwise noted. 1. A single-pole op-amp has an open-loop low-frequency gain of A = 10 5 and an open loop, 3-dB frequency of 4 Hz.
More informationUNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences.
UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences Discussion #9 EE 05 Spring 2008 Prof. u MOSFETs The standard MOSFET structure is shown
More informationECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers
ECE 442 Solid State Devices & Circuits 15. Differential Amplifiers Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 442 Jose Schutt Aine 1 Background
More informationLecture 1. EE 215 Electronic Devices & Circuits. Semiconductor Devices: Diodes. The Ideal Diode
Lecture 1 EE 215 Electronic Deices & Circuits Asst Prof Muhammad Anis Chaudhary EE 215 Electronic Deices & Circuits Credit Hours: 3 1 Course Book: Adel S. Sedra and Kenneth C. Smith, Microelectronic Circuits,
More informationEE 230 Fall 2006 Experiment 11. Small Signal Linear Operation of Nonlinear Devices
EE 230 Fall 2006 Experiment 11 Small Signal Linear Operation of Nonlinear Devices Purpose: The purpose of this laboratory experiment is to investigate the use of small signal concepts for designing and
More informationPreliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B
Preliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B Problem 1. Consider the following circuit, where a saw-tooth voltage is applied
More informationECEN474/704: (Analog) VLSI Circuit Design Spring 2016
ECEN474/704: (Analo) LSI Circuit Desin Sprin 016 Lecture 11: Noise Sam Palermo Analo & Mixed-Sinal Center Texas A&M Uniersity Announcements HW3 is due today HW4 is due Mar 30 Exam is on Apr 4 9:10-10:35PM
More informationMOSFET & IC Basics - GATE Problems (Part - I)
MOSFET & IC Basics - GATE Problems (Part - I) 1. Channel current is reduced on application of a more positive voltage to the GATE of the depletion mode n channel MOSFET. (True/False) [GATE 1994: 1 Mark]
More informationAmplifiers with Negative Feedback
13 Amplifiers with Negatie Feedback 335 Amplifiers with Negatie Feedback 13.1 Feedback 13.2 Principles of Negatie Voltage Feedback In Amplifiers 13.3 Gain of Negatie Voltage Feedback Amplifier 13.4 Adantages
More informationCMOS Analog Circuits
CMOS Analog Circuits L8B: Common Source Amplifier with Actie Load- (9.8.3) B. Mazhari Dept. of EE, IIT Kanpur Problems with current design -.586 in 65k 50/ O -3.3 DD = 3.3 DD f 3dB. Although sufficient
More informationECE4902 C2012 Lab 3. Qualitative MOSFET V-I Characteristic SPICE Parameter Extraction using MOSFET Current Mirror
ECE4902 C2012 Lab 3 Qualitative MOSFET VI Characteristic SPICE Parameter Extraction using MOSFET Current Mirror The purpose of this lab is for you to make both qualitative observations and quantitative
More informationHomework Assignment 07
Homework Assignment 07 Question 1 (Short Takes). 2 points each unless otherwise noted. 1. A single-pole op-amp has an open-loop low-frequency gain of A = 10 5 and an open loop, 3-dB frequency of 4 Hz.
More informationES 330 Electronics II Homework # 1 (Fall 2016 SOLUTIONS)
SOLUTIONS ES 330 Electronics II Homework # 1 (Fall 2016 SOLUTIONS) Problem 1 (20 points) We know that a pn junction diode has an exponential I-V behavior when forward biased. The diode equation relating
More informationApplied Electronics II
Applied Electronics II Chapter 2: Differential Amplifier School of Electrical and Computer Engineering Addis Ababa Institute of Technology Addis Ababa University Daniel D./Abel G. April 4, 2016 Chapter
More informationExperiment #6 MOSFET Dynamic circuits
Experiment #6 MOSFET Dynamic circuits Jonathan Roderick Introduction: This experiment will build upon the concepts that were presented in the previous lab and introduce dynamic circuits using MOSFETS.
More informationMetal Oxide Semiconductor Field-Effect Transistors (MOSFETs)
Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs) Device Structure N-Channel MOSFET Providing electrons Pulling electrons (makes current flow) + + + Apply positive voltage to gate: Drives away
More informationChapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers
Chapter 4 CMOS Cascode Amplifiers 4.1 Introduction A single stage CMOS amplifier cannot give desired dc voltage gain, output resistance and transconductance. The voltage gain can be made to attain higher
More informationA Detailed Lesson on Operational Amplifiers - Negative Feedback
07 SEE Mid tlantic Section Spring Conerence: Morgan State University, Baltimore, Maryland pr 7 Paper ID #0849 Detailed Lesson on Operational mpliiers - Negative Feedback Dr. Nashwa Nabil Elaraby, Pennsylvania
More information1. The fundamental current mirror with MOS transistors
1. The fundamental current mirror with MOS transistors The test schematic (ogl-simpla-mos.asc): 1. Size the transistors in the mirror for a current gain equal to unity, a 30μA input current and V DSat
More informationImproving Amplifier Voltage Gain
15.1 Multistage ac-coupled Amplifiers 1077 TABLE 15.3 Three-Stage Amplifier Summary HAND ANALYSIS SPICE RESULTS Voltage gain 998 1010 Input signal range 92.7 V Input resistance 1 M 1M Output resistance
More informationExperiment 3. 3 MOSFET Drain Current Modeling. 3.1 Summary. 3.2 Theory. ELEC 3908 Experiment 3 Student#:
Experiment 3 3 MOSFET Drain Current Modeling 3.1 Summary In this experiment I D vs. V DS and I D vs. V GS characteristics are measured for a silicon MOSFET, and are used to determine the parameters necessary
More informationCurrent Mirrors. Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4-1
Current Mirrors Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4- 郭泰豪, Analog C Design, 08 { Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4- 郭泰豪, Analog C Design, 08 { Current Source and Sink Symbol
More informationELEC 350L Electronics I Laboratory Fall 2012
ELEC 350L Electronics I Laboratory Fall 2012 Lab #9: NMOS and CMOS Inverter Circuits Introduction The inverter, or NOT gate, is the fundamental building block of most digital devices. The circuits used
More informationFundamentos de Electrónica Lab Guide
Fundamentos de Electrónica Lab Guide Field Effect Transistor MOS-FET IST-2016/2017 2 nd Semester I-Introduction These are the objectives: a. n-type MOSFET characterization from the I(U) characteristics.
More informationIntegrated Circuit Amplifiers. Comparison of MOSFETs and BJTs
Integrated Circuit Amplifiers Comparison of MOSFETs and BJTs 17 Typical CMOS Device Parameters 0.8 µm 0.25 µm 0.13 µm Parameter NMOS PMOS NMOS PMOS NMOS PMOS t ox (nm) 15 15 6 6 2.7 2.7 C ox (ff/µm 2 )
More informationMicroelectronics Exercises of Topic 5 ICT Systems Engineering EPSEM - UPC
Microelectronics Exercises of Topic 5 ICT Systems Engineering EPSEM - UPC F. Xavier Moncunill Autumn 2018 5 Analog integrated circuits Exercise 5.1 This problem aims to follow the steps in the design of
More informationGechstudentszone.wordpress.com
UNIT 4: Small Signal Analysis of Amplifiers 4.1 Basic FET Amplifiers In the last chapter, we described the operation of the FET, in particular the MOSFET, and analyzed and designed the dc response of circuits
More informationExperiment 5 Single-Stage MOS Amplifiers
Experiment 5 Single-Stage MOS Amplifiers B. Cagdaser, H. Chong, R. Lu, and R. T. Howe UC Berkeley EE 105 Fall 2005 1 Objective This is the first lab dealing with the use of transistors in amplifiers. We
More informationEECS3611 Analog Integrated Circuit Design. Lecture 3. Current Source and Current Mirror
EECS3611 Analog ntegrated Circuit Design Lecture 3 Current Source and Current Mirror ntroduction Before any device can be used in any application, it has to be properly biased so that small signal AC parameters
More informationEE70 - Intro. Electronics
EE70 - Intro. Electronics Course website: ~/classes/ee70/fall05 Today s class agenda (November 28, 2005) review Serial/parallel resonant circuits Diode Field Effect Transistor (FET) f 0 = Qs = Qs = 1 2π
More informationECE380 Digital Logic. Logic values as voltage levels
ECE380 Digital Logic Implementation Technology: NMOS and PMOS Transistors, CMOS logic gates Dr. D. J. Jackson Lecture 13-1 Logic values as voltage levels V ss is the minimum voltage that can exist in the
More informationRC AUTONOMOUS CIRCUITS WITH CHAOTIC BEHAVIOUR
Radioengineering R Autonomous ircuits With haotic Behaiour Vol., No., June 00. BERNÁT, I. BALÁŽ eter BERNÁT, Igor BALÁŽ Department o Radio and Electronics Faculty o Electrical Engineering and Inormation
More informationChapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier
Chapter 5 Operational Amplifiers and Source Followers 5.1 Operational Amplifier In single ended operation the output is measured with respect to a fixed potential, usually ground, whereas in double-ended
More information(Refer Slide Time: 02:05)
Electronics for Analog Signal Processing - I Prof. K. Radhakrishna Rao Department of Electrical Engineering Indian Institute of Technology Madras Lecture 27 Construction of a MOSFET (Refer Slide Time:
More informationENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration)
Revised 2/16/2007 ENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration) *NOTE: The text mentioned below refers to the Sedra/Smith, 5th edition.
More informationEEEE 381 Electronics I
EEEE 381 Electronics I Lab #5: Two-Stage CMOS Op-Amp Oeriew In this lab we will expand on the work done in Lab #4, which introduced the actiely-loaded differential pair. A second stage that is comprised
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage
More informationES 330 Electronics II Homework # 2 (Fall 2016 Due Wednesday, September 7, 2016)
Page1 Name ES 330 Electronics II Homework # 2 (Fall 2016 Due Wednesday, September 7, 2016) Problem 1 (15 points) You are given an NMOS amplifier with drain load resistor R D = 20 k. The DC voltage (V RD
More informationToday's Goals. Finish MOS transistor Finish NMOS logic Start CMOS logic
Bi Today's Goals Finish MOS transistor Finish Start Bi MOS Capacitor Equations Threshold voltage Gate capacitance V T = ms Q i C i Q II C i Q d C i 2 F n-channel - - p-channel ± ± + + - - Contributions
More informationAnalog Integrated Circuit Design Exercise 1
Analog Integrated Circuit Design Exercise 1 Integrated Electronic Systems Lab Prof. Dr.-Ing. Klaus Hofmann M.Sc. Katrin Hirmer, M.Sc. Sreekesh Lakshminarayanan Status: 21.10.2015 Pre-Assignments The lecture
More informationLecture 17. Differential Amplifiers II Current Mirror Load and Single-Ended Output
Lecture 17 Differential mplifiers II Current Mirror Load and Single-Ended Output In this lecture you will learn: Differential mplifiers Use of Current Mirrors in Differential mplifiers Small Signal and
More informationMOS Field-Effect Transistors (MOSFETs)
6 MOS Field-Effect Transistors (MOSFETs) A three-terminal device that uses the voltages of the two terminals to control the current flowing in the third terminal. The basis for amplifier design. The basis
More informationChapter 7 Building Blocks of Integrated Circuit Amplifiers: Part D: Advanced Current Mirrors
1 Chapter 7 Building Blocks of Integrated Circuit Amplifiers: Part D: Advanced Current Mirrors Current Mirror Example 2 Two Stage Op Amp (MOSFET) Current Mirror Example Three Stage 741 Opamp (BJT) 3 4
More informationNoise. Interference Noise
Noise David Johns and Ken Martin University o Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University o Toronto 1 o 55 Intererence Noise Unwanted interaction between circuit and outside world
More informationLecture 20 Transistor Amplifiers (II) Other Amplifier Stages. November 17, 2005
6.012 Microelectronic Devices and Circuits Fall 2005 Lecture 20 1 Lecture 20 Transistor Amplifiers (II) Other Amplifier Stages November 17, 2005 Contents: 1. Common source amplifier (cont.) 2. Common drain
More information