Laboratory #9 MOSFET Biasing and Current Mirror
|
|
- Justin Mills
- 6 years ago
- Views:
Transcription
1 Laboratory #9 MOSFET Biasing and Current Mirror. Objectives 1. Review the MOSFET characteristics and transfer function. 2. Understand the relationship between the bias, the input signal and the output response. 3. Understand the MOSFET biasing techniques.. Components and nstruments 1. Components (1) MOSFET array C4007 (2) Resistor: 4.7 kωx4, 1kΩx1, 10kΩx1, 330KΩx1 2. nstruments (1) Function generator (2) C power supply (3) igital multimeter (4) Oscilloscope. Reading 1. Section of the Textbook Microelectronic Circuits, 6 th edition, Sedra/Smith. V. Preparation Nowadays, there are more and more complicated functions can be implemented using MOSFETs in VLS circuits. But no matter how complicated the functions are, all of them are realized by combining the processes of addition, subtraction, and amplification on the voltage and current signals. n practical circuits design, at first, the operating points (bias points) for MOSFETs should be decided so that all functional blocks can operate correctly within the required dynamic range. As the result, the MOSFET biasing is an important issue for circuit design. n the following sections, the concept of MOSFET biasing and some basic MOSFET biasing methods will be introduced. 1. The MOSFET Transfer Characteristics Taking CS amplifier as an example (as shown in Fig. 9.1(a)), the 電子學實驗 ( 一 ) Electronics Laboratory (1), 2013 p. 9-1 成大電機 EE, NCKU, Tainan City, Taiwan
2 transfer function of v S vs. v GS can be derived from Fig. 9.1(b). f there is no voltage applied to the gate (v GS =0), then no current will flow through R and v S is equal to v. When v GS exceeds the threshold voltage V t, the current begins to increase and v S becomes lower because of the higher voltage drop on R. Based on the relationship between v GS, v S and i in saturation region, the operating point will move from point A to point B. The MOSFET continues operating in saturation region until v GS >v S +V t. After point B, the output voltage decrease slowly toward zero. Here we identify a particular operating point C as V GS =V. The corresponding output voltage C will usually be very small. This point-by-point determination of the transfer characteristics results in the transfer curve shown in Fig. 9.1 (c). V R V S V GS (a) (b) (c) Fig. 9.1 (a) NMOS with a load resistor R (b) i vs. v S under different v GS (c) NMOS transfer function. The MOSFET is biased in different regions for different applications. For example, if the MOSFET is used to provide the function of amplification, it should be biased in the saturation region because of its maximal slope (which means maximal gain). After the biasing voltage of V GS has been set, small signal v gs is applied to the input, the output response of v S can then be observed at the drain of MOSFET. As shown in Fig. 9.2, the input signal is the combination of V GS and v gs. V V R R response signal VGS VS Applying signal vgs vgs vs v GS = V GS + v gs v S = V S + v ds i = + i d bias VGS Bias Bias and signal Fig. 9.2 Combination of bias and signal. 電子學實驗 ( 一 ) Electronics Laboratory (1), 2013 p. 9-2 成大電機 EE, NCKU, Tainan City, Taiwan
3 2. Biasing in MOSFET Amplifier Circuits As mentioned in the previous section, the establishment of an appropriate C operating point is an essential step in the design of a MOSFET amplifier circuit. This is the step known as biasing design. An appropriate C operating point or bias point should ensure the operation in the saturation region for all expected input-signal levels, which is characterized by a stable and predictable C drain current, and by a C drain-to-source voltage V S that. (1) Biasing by fixed V GS The most straightforward approach to bias a MOSFET is to fix its gate-to-source voltage V GS at the required value and so the desired. This voltage value can simply be derived from the supply voltage V through the use of an appropriate voltage divider. Alternatively, it can be derived from any another suitable reference voltage available in the system. However, this is not a good technique in biasing a MOSFET. Recall that, 1 W 2 ncox VGS Vt (Eq. 9.1) 2 L and note that the values of V t, C ox and W/L vary widely for the same devices, since the process variation. Furthermore, both V t and μ n is temperature-dependent, and the is thus temperature-sensitive. To emphasize that MOSFET biasing by fixed V GS is not a good technique, here in Fig. 9.3, we show the extreme case of i -v GS characteristic curves of two same type MOSFETs in a batch. As the value of V GS is fixed, it will correspond to different drain current due to the process variation. Fig. 9.3 The use of fixed bias (constant V GS ) can result in a large variation in the value of. 電子學實驗 ( 一 ) Electronics Laboratory (1), 2013 p. 9-3 成大電機 EE, NCKU, Tainan City, Taiwan
4 (2) Biasing by fixing V G with source degeneration A better biasing technique for discrete MOSFET circuits is to connect a resistor with the source lead while fixing the gate voltage V G, as shown in Fig. 9.4 (a). For this circuit we can write V G V R (Eq. 9.2) GS S f V G is much greater than V GS, will then be determined by the values of V G and R S. However, even if V G is not much larger than V GS, the resistor R S provides negative feedback and stabilize the value of the bias current. This could be understood that since V G is constant, V GS will decrease as increases, and this in turn results in a decrease in. This negative feedback function of R S gives it the name degeneration resistor. Fig. 9.4 (b) provides a graphical illustration of the effectiveness of this biasing scheme, where the intersection of the straight line of (Eq. 9.2) and the i -v GS characteristic curve provides the coordinates of the bias point. Compared to the case of fixed V GS, the variation in is much smaller. Also, note that the variation decreases as V G and R S are made larger, since this results in flatter slope. Fig. 9.4 Biasing using a fixed voltage with degeneration resistance (a) basic arrangement; (b) reduced variability in (3) Biasing with drain-to-gate feedback resistor Another simple MOSFET biasing circuit is to utilize a feedback resistor to connect between the drain and the gate as shown in Fig Here the large feedback resistance R G (usually in range of MΩ) forces the C voltage at the gate to be equal to that at the drain (because G =0). For this circuit, it can be expressed as follows. V V R (Eq. 9.3) GS which is similar to Eq. 9.2, and it has the same mechanism as the 電子學實驗 ( 一 ) Electronics Laboratory (1), 2013 p. 9-4 成大電機 EE, NCKU, Tainan City, Taiwan
5 biasing scheme discussed in Fig. 9.4 (a). f changes for some reason, say increases, V GS will decrease according to Eq Thus the negative feedback function or degeneration provided by R G works to keep the value of as constant as possible. Fig. 9.5 Biasing MOSFET using feedback resistance, R G The biasing circuit of Fig. 9.5 can directly be utilized in CS amplifier. Apply the input voltage signal to the gate via a coupling capacitor for not disturbing the C bias conditions, and the amplified output signal at the drain can also be coupled to another part of the circuit via another capacitor. (4) Biasing using current mirror The most effective scheme for biasing a MOSFET amplifier is the using of a constant-current source, which is as shown in Fig. 9.6 (a). Resistor R establishes an appropriate C voltage at the drain to allow for the required output signal swing while ensuring that the transistor always remains in the saturation region. A circuit for implementing the constant-current source is shown in Fig. 9.6 (b). The key-point of the circuit is the transistor Q 1, whose drain is shorted to its gate and is thus operated in the saturation region, such that 1 W V 2 GS Vt (Eq. 9.4) 2 L 1 kn ' 1 n Eq. 9.4, we have neglected channel-length modulation. The drain current of Q 1 is supplied by V through resistor R. Since the gate current is zero, the drain current of Q 1 will be V VGS 1 REF (Eq. 9.5) R where the current through R could be considered as the reference 電子學實驗 ( 一 ) Electronics Laboratory (1), 2013 p. 9-5 成大電機 EE, NCKU, Tainan City, Taiwan
6 current of the current source and denoted as REF. Eq. 9.4 and Eq. 9.5 can be used to determine the value of R, once the parameter values of Q 1 and the desired value for REF are given. Now consider the transistor Q 2, which has the same V GS as Q 1, its drain current can be expressed as Eq. 9.6 if Q 2 is ensured to be operated in saturation region. 1 W 2 2 kn ' VGS Vt (Eq. 9.6) 2 L 2 n Eq. 9.6, we have neglected channel-length modulation. Eq. 9.5 and Eq. 9.6 enables us to relate the current to the reference current REF, W / L 2 W / L 1 (Eq. 9.7) REF This circuit, which is known as a current mirror, is very popular in the design of C MOSFET amplifiers. Fig. 9.6 (a) MOSFET biasing using a constant-current source. (b) Constant-current source implemented by current mirror. 電子學實驗 ( 一 ) Electronics Laboratory (1), 2013 p. 9-6 成大電機 EE, NCKU, Tainan City, Taiwan
7 V. Explorations The layout and connections of C4007 MOS array are shown in Fig C4007 consists of 6 transistors, 3 are p-channel and another 3 are n-channel, which are connected in some nodes in order to reduce the number of C pins required, but otherwise fairly flexible Fig. 9.7 C4007 MOSFET array NOTE: Pin14 must be connected to the most positive voltage, and pin 7 to the most negative. For the sake of safety, maintain the voltage between pin 7 and pin 14 at or below 16V to avoid internal voltage breakdown. Make sure you turn off the power supply before changing any circuit connection. VM: igital Voltage Meter CM: igital Current Meter MM: igital Multi-Meter 1. Transfer curve of NMOS CS amplifier +12V R V o V Fig. 9.8 CS MOSFET amplifier 電子學實驗 ( 一 ) Electronics Laboratory (1), 2013 p. 9-7 成大電機 EE, NCKU, Tainan City, Taiwan
8 (1) Use the C4007 array to assemble the circuit as shown in Fig Choose the resistor R to be 1kΩ. Be sure to connect the substrates correctly to the supplies as indicated, i.e. pin14 to +12V, pin7 to the ground. (2) At first, apply a C voltage of V =0V to the gate so that the NMOS can be fixed-biased. Record the output voltage in Table 9.1. (3) Keep increasing the input voltage V until begins to decrease, then record the values of V and. According to Table 9.1, alter the input voltage V and record the corresponding until you finish the tables. (4) Further, change R into 10kΩ and 330kΩ, repeating steps (1)-(3), to finish Tables 9.2 and 9.3 respectively. 2. PMOS Current Mirror +5V Q 1 Q 2 Q 3 A R B 10kΩ B C R 1B 4.7kΩ R 2B 4.7kΩ E R 1A 4.7kΩ R 2A 4.7kΩ Fig. 9.9 A PMOS current mirror (1) Assemble the PMOS current mirror as shown in Fig (2) Use the VM to measure the voltages at nodes A, B, C,, E. Measure the current transfer ratios from input (A) to outputs (B and ) and record them in Table 9.4. (3) Short R 1A, noting the old and new values, and particularly the change in voltage. (4) Remove R 1A and R 2A, and short nodes B and. Record the current flow through point A and point B in Table 9.4 respectively. V. Reference 1. Laboratory manual for microelectronic circuits, third edition. 2. Microelectronic circuit, sixth edition. 3. C4007UBE datasheet, Texas nstruments. ( 電子學實驗 ( 一 ) Electronics Laboratory (1), 2013 p. 9-8 成大電機 EE, NCKU, Tainan City, Taiwan
9 Class: Name: Laboratory #9 Pre-lab Student : Problem 1 (PSPCE simulation) Assemble the circuit as shown in Fig. 9.8 with R =10kΩ, and use C analysis to sweep V from 0V to 15V. Plot the transfer function of vs. V. Problem 2 (PSPCE simulation) Assemble the circuit as shown in Fig Use the transient analysis to measure the voltage and current values at nodes A, B, C,, and E. 電子學實驗 ( 一 ) Electronics Laboratory (1), 2013 p. 9-9 成大電機 EE, NCKU, Tainan City, Taiwan
10 Laboratory #9 Report Class: Name: Student : Exploration 1 R = 1kΩ V 0V V t = 2V 2.5V 3.0V 3.5V 4.0V 4.5V 5.0V 5.5V 6.0V V 7.0V 8.0V 9.0V 10V 11V 12V Table 9.1 R = 10kΩ V 0V V t = 2V 2.5V 3.0V 3.5V 4.0V 4.5V 5.0V 5.5V 6.0V V 7.0V 8.0V 9.0V 10V 11V 12V Table 9.2 R = 330kΩ V 0V V t = 2V 2.5V 3.0V 3.5V 4.0V 4.5V 5.0V 5.5V 6.0V V 7.0V 8.0V 9.0V 10V 11V 12V Exploration 2 Table 9.3 Bias point measurement Node A B C E Voltage Current transfer ratio B A B A Current transfer ratio (with R 1A shorting) Current mirror (remove R XA and connecting B and ) A A A B 電子學實驗 ( 一 ) Electronics Laboratory (1), 2013 p 成大電機 EE, NCKU, Tainan City, Taiwan
11 Table 9.4 Problem 1 Use MATLAB or Excel to plot the vs. V transfer curve according your experimental results. (For Exploration 1) Problem 2 n Exploration 2, after removing R 1A and R 2A, does the current B become two times of A? f not, try to figure out the reasons. Conclusion 電子學實驗 ( 一 ) Electronics Laboratory (1), 2013 p 成大電機 EE, NCKU, Tainan City, Taiwan
Laboratory #5 BJT Basics and MOSFET Basics
Laboratory #5 BJT Basics and MOSFET Basics I. Objectives 1. Understand the physical structure of BJTs and MOSFETs. 2. Learn to measure I-V characteristics of BJTs and MOSFETs. II. Components and Instruments
More information4.5 Biasing in MOS Amplifier Circuits
4.5 Biasing in MOS Amplifier Circuits Biasing: establishing an appropriate DC operating point for the MOSFET - A fundamental step in the design of a MOSFET amplifier circuit An appropriate DC operating
More informationENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration)
Revised 2/16/2007 ENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration) *NOTE: The text mentioned below refers to the Sedra/Smith, 5th edition.
More informationUniversity of Pittsburgh
University of Pittsburgh Experiment #4 Lab Report MOSFET Amplifiers and Current Mirrors Submission Date: 07/03/2018 Instructors: Dr. Ahmed Dallal Shangqian Gao Submitted By: Nick Haver & Alex Williams
More informationLaboratory #2 PSpice Analyses
Laboratory #2 PSpice Analyses I. Objectives 1. Know the development of SPICE. 2. Learn to install the PSpice software. 3. Learn to use the Capture CIS to draw circuit. 4. Learn to use the four analyses
More informationExperiment 5 Single-Stage MOS Amplifiers
Experiment 5 Single-Stage MOS Amplifiers B. Cagdaser, H. Chong, R. Lu, and R. T. Howe UC Berkeley EE 105 Fall 2005 1 Objective This is the first lab dealing with the use of transistors in amplifiers. We
More informationEE311: Electrical Engineering Junior Lab, Fall 2006 Experiment 4: Basic MOSFET Characteristics and Analog Circuits
EE311: Electrical Engineering Junior Lab, Fall 2006 Experiment 4: Basic MOSFET Characteristics and Analog Circuits Objective This experiment is designed for students to get familiar with the basic properties
More informationEE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017
EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017 Objective: The objective of this laboratory experiment is to become more familiar with the operation of
More informationEE 230 Lab Lab 9. Prior to Lab
MOS transistor characteristics This week we look at some MOS transistor characteristics and circuits. Most of the measurements will be done with our usual lab equipment, but we will also use the parameter
More informationMOSFET Amplifier Configuration. MOSFET Amplifier Configuration
MOSFET Amplifier Configuration Single stage The signal is fed to the amplifier represented as sig with an internal resistance sig. MOSFET is represented by its small signal model. Generally interested
More informationCommon-Source Amplifiers
Lab 2: Common-Source Amplifiers Introduction The common-source stage is the most basic amplifier stage encountered in CMOS analog circuits. Because of its very high input impedance, moderate-to-high gain,
More informationGechstudentszone.wordpress.com
UNIT 4: Small Signal Analysis of Amplifiers 4.1 Basic FET Amplifiers In the last chapter, we described the operation of the FET, in particular the MOSFET, and analyzed and designed the dc response of circuits
More informationIntroduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)
Microelectronic Circuits Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Slide 1 MOSFET Construction MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Slide 2
More informationLab Project EE348L. Spring 2005
Lab Project EE348L Spring 2005 B. Madhavan Spring 2005 B. Madhavan Page 1 of 7 EE348L, Spring 2005 1 Lab Project 1.1 Introduction Based on your understanding of band pass filters and single transistor
More informationECE315 / ECE515 Lecture 7 Date:
Lecture 7 ate: 01.09.2016 CG Amplifier Examples Biasing in MOS Amplifier Circuits Common Gate (CG) Amplifier CG Amplifier- nput is applied at the Source and the output is sensed at the rain. The Gate terminal
More informationChapter 4 Single-stage MOS amplifiers
Chapter 4 Single-stage MOS amplifiers ELEC-H402/CH4: Single-stage MOS amplifiers 1 Single-stage MOS amplifiers NMOS as an amplifier: example of common-source circuit NMOS amplifier example Introduction
More informationECE315 / ECE515 Lecture 9 Date:
Lecture 9 Date: 03.09.2015 Biasing in MOS Amplifier Circuits Biasing using Single Power Supply The general form of a single-supply MOSFET amplifier biasing circuit is: We typically attempt to satisfy three
More informationINTRODUCTION TO ELECTRONICS EHB 222E
INTRODUCTION TO ELECTRONICS EHB 222E MOS Field Effect Transistors (MOSFETS II) MOSFETS 1/ INTRODUCTION TO ELECTRONICS 1 MOSFETS Amplifiers Cut off when v GS < V t v DS decreases starting point A, once
More informationLaboratory #4 Diode Basics and Applications (II)
Revised date: 7/2/217 僅供成功大學電機系教學使用, 請勿擅自修改 重製或出版 Laboratory #4 iode Basics and Applications (II) I. Objectives 1. Understand the Zener shunt regulator circuit. 2. Understand the operational principles
More information2. Introduction to MOS Amplifiers: Transfer Function Biasing & Small-Signal-Model Concepts
2. Introduction to MOS Amplifiers: Transfer Function Biasing & Small-Signal-Model Concepts Reading: Sedra & Smith Sec. 5.4 (S&S 5 th Ed: Sec. 4.4) ECE 102, Fall 2011, F. Najmabadi NMOS Transfer Function
More informationEE105 Fall 2015 Microelectronic Devices and Circuits
EE105 Fall 2015 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 11-1 Transistor Operating Mode in Amplifiers Transistors are biased in flat part of
More informationCommon-source Amplifiers
Lab 1: Common-source Amplifiers Introduction The common-source amplifier is one of the basic amplifiers in CMOS analog circuits. Because of its very high input impedance, relatively high gain, low noise,
More informationUNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press
UNIT-1 Bipolar Junction Transistors Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press Figure 6.1 A simplified structure of the npn transistor. Microelectronic Circuits, Sixth
More informationExperiment 10 Current Sources and Voltage Sources
Experiment 10 Current Sources and Voltage Sources W.T. Yeung and R.T. Howe UC Berkeley EE 105 Fall 2003 1.0 Objective This experiment will introduce techniques for current source biasing. Several different
More informationEEC 118 Spring 2010 Lab #1: NMOS and PMOS Transistor Parameters
EEC 118 Spring 2010 Lab #1: NMOS and PMOS Transistor Parameters Dept. of Electrical and Computer Engineering University of California, Davis March 18, 2010 Reading: Rabaey Chapter 3 [1]. Reference: Kang
More informationUNIVERSITY OF NORTH CAROLINA AT CHARLOTTE. Department of Electrical and Computer Engineering
UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering Experiment No. 9 - MOSFET Amplifier Configurations Overview: The purpose of this experiment is to familiarize
More informationCurrent Mirrors. Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4-1
Current Mirrors Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4- 郭泰豪, Analog C Design, 08 { Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4- 郭泰豪, Analog C Design, 08 { Current Source and Sink Symbol
More informationEE 330 Laboratory 8 Discrete Semiconductor Amplifiers
EE 330 Laboratory 8 Discrete Semiconductor Amplifiers Fall 2018 Contents Objective:...2 Discussion:...2 Components Needed:...2 Part 1 Voltage Controlled Amplifier...2 Part 2 A Nonlinear Application...3
More informationC H A P T E R 5. Amplifier Design
C H A P T E 5 Amplifier Design The Common-Source Amplifier v 0 = r ( g mvgs )( D 0 ) A v0 = g m r ( D 0 ) Performing the analysis directly on the circuit diagram with the MOSFET model used implicitly.
More informationECE315 / ECE515 Lecture 5 Date:
Lecture 5 ate: 20.08.2015 MOSFET Small Signal Models, and Analysis Common Source Amplifier Introduction MOSFET Small Signal Model To determine the small-signal performance of a given MOSFET amplifier circuit,
More informationMetal Oxide Semiconductor Field-Effect Transistors (MOSFETs)
Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs) Device Structure N-Channel MOSFET Providing electrons Pulling electrons (makes current flow) + + + Apply positive voltage to gate: Drives away
More informationEE 230 Fall 2006 Experiment 11. Small Signal Linear Operation of Nonlinear Devices
EE 230 Fall 2006 Experiment 11 Small Signal Linear Operation of Nonlinear Devices Purpose: The purpose of this laboratory experiment is to investigate the use of small signal concepts for designing and
More informationWeek 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model
Week 9a OUTLINE MOSFET I vs. V GS characteristic Circuit models for the MOSFET resistive switch model small-signal model Reading Rabaey et al.: Chapter 3.3.2 Hambley: Chapter 12 (through 12.5); Section
More information8. Characteristics of Field Effect Transistor (MOSFET)
1 8. Characteristics of Field Effect Transistor (MOSFET) 8.1. Objectives The purpose of this experiment is to measure input and output characteristics of n-channel and p- channel field effect transistors
More informationMOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals.
MOSFET Terminals The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals. For an n-channel MOSFET, the SOURCE is biased at a lower potential (often
More informationEE 330 Laboratory 8 Discrete Semiconductor Amplifiers
EE 330 Laboratory 8 Discrete Semiconductor Amplifiers Fall 2017 Contents Objective:... 2 Discussion:... 2 Components Needed:... 2 Part 1 Voltage Controlled Amplifier... 2 Part 2 Common Source Amplifier...
More information1. The fundamental current mirror with MOS transistors
1. The fundamental current mirror with MOS transistors The test schematic (ogl-simpla-mos.asc): 1. Size the transistors in the mirror for a current gain equal to unity, a 30μA input current and V DSat
More informationSKEL 4283 Analog CMOS IC Design Current Mirrors
SKEL 4283 Analog CMOS IC Design Current Mirrors Dr. Nasir Shaikh Husin Faculty of Electrical Engineering Universiti Teknologi Malaysia Current Mirrors 1 Objectives Introduce and characterize the current
More informationDIGITAL VLSI LAB ASSIGNMENT 1
DIGITAL VLSI LAB ASSIGNMENT 1 Problem 1: NMOS and PMOS plots using Cadence. In this exercise, you are required to generate both NMOS and PMOS I-V device characteristics (I/P and O/P) using Cadence (Use
More informationECE315 / ECE515 Lecture 8 Date:
ECE35 / ECE55 Lecture 8 Date: 05.09.06 CS Amplifier with Constant Current Source Current Steering Circuits CS Stage Followed by CG Stage Cascode as Current Source Cascode as Amplifier ECE35 / ECE55 CS
More informationEE105 Fall 2015 Microelectronic Devices and Circuits
EE105 Fall 2015 Microelectronic Devices and Circuits Multi-Stage Amplifiers Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) Terminal Gain and I/O Resistances of MOS Amplifiers Common
More informationSAMPLE FINAL EXAMINATION FALL TERM
ENGINEERING SCIENCES 154 ELECTRONIC DEVICES AND CIRCUITS SAMPLE FINAL EXAMINATION FALL TERM 2001-2002 NAME Some Possible Solutions a. Please answer all of the questions in the spaces provided. If you need
More informationEE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)
EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 7-1 Simplest Model of MOSFET (from EE16B) 7-2 CMOS Inverter 7-3 CMOS NAND
More informationFundamentos de Electrónica Lab Guide
Fundamentos de Electrónica Lab Guide Field Effect Transistor MOS-FET IST-2016/2017 2 nd Semester I-Introduction These are the objectives: a. n-type MOSFET characterization from the I(U) characteristics.
More informationECEN 474/704 Lab 6: Differential Pairs
ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers
More information55:041 Electronic Circuits
55:041 Electronic Circuits MOSFETs Sections of Chapter 3 &4 A. Kruger MOSFETs, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width = 1 10-6 m or less Thickness = 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor
More informationDigital Electronics. Assign 1 and 0 to a range of voltage (or current), with a separation that minimizes a transition region. Positive Logic.
Digital Electronics Assign 1 and 0 to a range of voltage (or current), with a separation that minimizes a transition region Positive Logic Logic 1 Negative Logic Logic 0 Voltage Transition Region Transition
More informationUNIVERSITY OF PENNSYLVANIA EE 206
UNIVERSITY OF PENNSYLVANIA EE 206 TRANSISTOR BIASING CIRCUITS Introduction: One of the most critical considerations in the design of transistor amplifier stages is the ability of the circuit to maintain
More informationCourse Outline. 4. Chapter 5: MOS Field Effect Transistors (MOSFET) 5. Chapter 6: Bipolar Junction Transistors (BJT)
Course Outline 1. Chapter 1: Signals and Amplifiers 1 2. Chapter 3: Semiconductors 3. Chapter 4: Diodes 4. Chapter 5: MOS Field Effect Transistors (MOSFET) 5. Chapter 6: Bipolar Junction Transistors (BJT)
More informationField Effect Transistors
Field Effect Transistors LECTURE NO. - 41 Field Effect Transistors www.mycsvtunotes.in JFET MOSFET CMOS Field Effect transistors - FETs First, why are we using still another transistor? BJTs had a small
More informationL It indicates that g m is proportional to the k, W/L ratio and ( VGS Vt However, a large V GS reduces the allowable signal swing at the drain.
Field-Effect Transistors (FETs) 3.9 MOSFET as an Aplifier Sall-signal equivalent circuit odels Discussions about the MOSFET transconductance W Forula 1: g = k n ( VGS Vt ) L It indicates that g is proportional
More informationBuilding Blocks of Integrated-Circuit Amplifiers
CHAPTER 7 Building Blocks of Integrated-Circuit Amplifiers Introduction 7. 493 IC Design Philosophy 7. The Basic Gain Cell 494 495 7.3 The Cascode Amplifier 506 7.4 IC Biasing Current Sources, Current
More informationBasic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair,
Basic Circuits Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair, CCS - Basic Circuits P. Fischer, ZITI, Uni Heidelberg, Seite 1 Reminder: Effect of Transistor Sizes Very crude classification:
More informationD n ox GS THN DS GS THN DS GS THN. D n ox GS THN DS GS THN DS GS THN
Name: EXAM #3 Closed book, closed notes. Calculators may be used for numeric computations only. All work is to be your own - show your work for maximum partial credit. Data: Use the following data in all
More informationEECS 312: Digital Integrated Circuits Lab Project 2 Extracting Electrical and Physical Parameters from MOSFETs. Teacher: Robert Dick GSI: Shengshuo Lu
EECS 312: Digital Integrated Circuits Lab Project 2 Extracting Electrical and Physical Parameters from MOSFETs Teacher: Robert Dick GSI: Shengshuo Lu Due 3 October 1 Introduction In this lab project, we
More informationBuilding Blocks of Integrated-Circuit Amplifiers
Building Blocks of ntegrated-circuit Amplifiers 1 The Basic Gain Cell CS and CE Amplifiers with Current Source Loads Current-source- or active-loaded CS amplifier Rin A o R A o g r r o g r 0 m o m o Current-source-
More informationEECS3611 Analog Integrated Circuit Design. Lecture 3. Current Source and Current Mirror
EECS3611 Analog ntegrated Circuit Design Lecture 3 Current Source and Current Mirror ntroduction Before any device can be used in any application, it has to be properly biased so that small signal AC parameters
More informationELEC 350L Electronics I Laboratory Fall 2012
ELEC 350L Electronics I Laboratory Fall 2012 Lab #9: NMOS and CMOS Inverter Circuits Introduction The inverter, or NOT gate, is the fundamental building block of most digital devices. The circuits used
More informationMetal-Oxide-Silicon (MOS) devices PMOS. n-type
Metal-Oxide-Silicon (MOS devices Principle of MOS Field Effect Transistor transistor operation Metal (poly gate on oxide between source and drain Source and drain implants of opposite type to substrate.
More informationMicroelectronics Circuit Analysis and Design. MOS Capacitor Under Bias: Electric Field and Charge. Basic Structure of MOS Capacitor 9/25/2013
Microelectronics Circuit Analysis and Design Donald A. Neamen Chapter 3 The Field Effect Transistor In this chapter, we will: Study and understand the operation and characteristics of the various types
More informationEE 320 L LABORATORY 9: MOSFET TRANSISTOR CHARACTERIZATIONS. by Ming Zhu UNIVERSITY OF NEVADA, LAS VEGAS 1. OBJECTIVE 2. COMPONENTS & EQUIPMENT
EE 320 L ELECTRONICS I LABORATORY 9: MOSFET TRANSISTOR CHARACTERIZATIONS by Ming Zhu DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS 1. OBJECTIVE Get familiar with MOSFETs,
More informationUNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering
UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering EXPERIMENT 8 MOSFET AMPLIFIER CONFIGURATIONS AND INPUT/OUTPUT IMPEDANCE OBJECTIVES The purpose of this experiment
More informationLecture 27: MOSFET Circuits at DC.
Whites, EE 30 Lecture 7 Page 1 of 8 Lecture 7: MOSFET Circuits at C. We will illustrate the C analysis of MOSFET circuits through a number of examples in this lecture. Example N7.1 (similar to text Example
More informationChapter 1. Introduction
EECS3611 Analog Integrated Circuit esign Chapter 1 Introduction EECS3611 Analog Integrated Circuit esign Instructor: Prof. Ebrahim Ghafar-Zadeh, Prof. Peter Lian email: egz@cse.yorku.ca peterlian@cse.yorku.ca
More information55:041 Electronic Circuits
55:041 Electronic Circuits Mosfet Review Sections of Chapter 3 &4 A. Kruger Mosfet Review, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width 1 10-6 m or less Thickness 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor
More informationWeek 7: Common-Collector Amplifier, MOS Field Effect Transistor
EE 2110A Electronic Circuits Week 7: Common-Collector Amplifier, MOS Field Effect Transistor ecture 07-1 Topics to coer Common-Collector Amplifier MOS Field Effect Transistor Physical Operation and I-V
More informationELEC 2210 EXPERIMENT 12 NMOS Logic
ELEC 2210 EXPERIMENT 12 NMOS Logic Objectives: The experiments in this laboratory exercise will provide an introduction to NMOS logic. You will use the Bit Bucket breadboarding system to build and test
More informationMicroelectronics Circuit Analysis and Design
Microelectronics Circuit Analysis and Design Donald A. Neamen Chapter 3 The Field Effect Transistor Neamen Microelectronics, 4e Chapter 3-1 In this chapter, we will: Study and understand the operation
More informationEE5310/EE3002: Analog Circuits. on 18th Sep. 2014
EE5310/EE3002: Analog Circuits EC201-ANALOG CIRCUITS Tutorial 3 : PROBLEM SET 3 Due shanthi@ee.iitm.ac.in on 18th Sep. 2014 Problem 1 The MOSFET in Fig. 1 has V T = 0.7 V, and μ n C ox = 500 μa/v 2. The
More information1. The simple, one transistor current source
1. The simple, one transistor current source The test schematic (srs-simpla-mos.asc): 1. Design the NMOS source for a 40µA output current and the minimum allowed output voltage V omin =50mV. The design
More informationBJT Amplifier. Superposition principle (linear amplifier)
BJT Amplifier Two types analysis DC analysis Applied DC voltage source AC analysis Time varying signal source Superposition principle (linear amplifier) The response of a linear amplifier circuit excited
More informationAmplifier Design Using an Active Load
THE PENNSYLVANIA STATE UNIVERSITY EE 310 : ELECTRONIC CIRCUIT DESIGN I Amplifier Design Using an Active Load William David Stranburg 1 Introduction: In Part 1 of this lab, we used an NMOS amplifying transistor
More informationLecture 14. FET Current and Voltage Sources and Current Mirrors. The Building Blocks of Analog Circuits - IV
Lecture 4 FET Current and oltage s and Current Mirrors The Building Blocks of Analog Circuits n this lecture you will learn: Current and voltage sources using FETs FET current mirrors Cascode current mirror
More informationLABORATORY #3 QUARTZ CRYSTAL OSCILLATOR DESIGN
LABORATORY #3 QUARTZ CRYSTAL OSCILLATOR DESIGN OBJECTIVES 1. To design and DC bias the JFET transistor oscillator for a 9.545 MHz sinusoidal signal. 2. To simulate JFET transistor oscillator using MicroCap
More informationMOSFET Amplifier Design
MOSFET Amplifier Design Introduction In this lab, you will design a basic 2-stage amplifier using the same 4007 chip as in lab 2. As a reminder, the PSpice model parameters are: NMOS: LEVEL=1, VTO=1.4,
More informationECE4902 C2012 Lab 3. Qualitative MOSFET V-I Characteristic SPICE Parameter Extraction using MOSFET Current Mirror
ECE4902 C2012 Lab 3 Qualitative MOSFET VI Characteristic SPICE Parameter Extraction using MOSFET Current Mirror The purpose of this lab is for you to make both qualitative observations and quantitative
More informationENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits
ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits In this lab, we will be looking at ac signals with MOSFET circuits and digital electronics. The experiments will be performed
More informationLab 4: Supply Independent Current Source Design
Lab 4: Supply Independent Current Source Design Curtis Mayberry EE435 In this lab a current mirror is designed that is robust against variations in the supply voltage. The current mirror is required to
More informationELEC 2210 EXPERIMENT 8 MOSFETs
ELEC 10 EXPERIMENT 8 MOSFETs Objectives: The experiments in this laboratory exercise will provide an introduction to the MOSFET. You will use the Bit Bucket breadboarding system to build and test several
More informationEE301 Electronics I , Fall
EE301 Electronics I 2018-2019, Fall 1. Introduction to Microelectronics (1 Week/3 Hrs.) Introduction, Historical Background, Basic Consepts 2. Rewiev of Semiconductors (1 Week/3 Hrs.) Semiconductor materials
More informationECE4902 C Lab 7
ECE902 C2012 - Lab MOSFET Differential Amplifier Resistive Load Active Load PURPOSE: The primary purpose of this lab is to measure the performance of the differential amplifier. This is an important topology
More information0.85V. 2. vs. I W / L
EE501 Lab3 Exploring Transistor Characteristics and Design Common-Source Amplifiers Lab report due on September 22, 2016 Objectives: 1. Be familiar with characteristics of MOSFET such as gain, speed, power,
More information8. Combinational MOS Logic Circuits
8. Combinational MOS Introduction Combinational logic circuits, or gates, witch perform Boolean operations on multiple input variables and determine the output as Boolean functions of the inputs, are the
More informationEE4902 C Lab 7
EE4902 C2007 - Lab 7 MOSFET Differential Amplifier Resistive Load Active Load PURPOSE: The primary purpose of this lab is to measure the performance of the differential amplifier. This is an important
More informationITT Technical Institute. ET215 Devices 1. Unit 7 Chapter 4, Sections
ITT Technical Institute ET215 Devices 1 Unit 7 Chapter 4, Sections 4.1 4.3 Chapter 4 Section 4.1 Structure of Field-Effect Transistors Recall that the BJT is a current-controlling device; the field-effect
More informationEE320L Electronics I. Laboratory. Laboratory Exercise #2. Basic Op-Amp Circuits. Angsuman Roy. Department of Electrical and Computer Engineering
EE320L Electronics I Laboratory Laboratory Exercise #2 Basic Op-Amp Circuits By Angsuman Roy Department of Electrical and Computer Engineering University of Nevada, Las Vegas Objective: The purpose of
More informationEE 2274 MOSFET BASICS
Pre Lab: Include your CN with prelab. EE 2274 MOSFET BASICS 1. Simulate in LTspice a family of output characteristic curves (cutve tracer) for the 2N7000 NMOS You will need to add the 2N7000 model to LTspice
More informationCHAPTER 8 FIELD EFFECT TRANSISTOR (FETs)
CHAPTER 8 FIELD EFFECT TRANSISTOR (FETs) INTRODUCTION - FETs are voltage controlled devices as opposed to BJT which are current controlled. - There are two types of FETs. o Junction FET (JFET) o Metal
More informationAnalog Integrated Circuit Design Exercise 1
Analog Integrated Circuit Design Exercise 1 Integrated Electronic Systems Lab Prof. Dr.-Ing. Klaus Hofmann M.Sc. Katrin Hirmer, M.Sc. Sreekesh Lakshminarayanan Status: 21.10.2015 Pre-Assignments The lecture
More informationLecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and
Lecture 16: MOS Transistor models: Linear models, SPICE models Context In the last lecture, we discussed the MOS transistor, and added a correction due to the changing depletion region, called the body
More informationField Effect Transistor Characterization EE251 Laboratory Report #3 <name> May 26, 2008
Field Effect Transistor Characterization EE251 Laboratory Report #3 May 26, 2008 Abstract The low frequency characteristics of the 2N7000 N channel MOS Transistor were measured and compared to published
More informationBasic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati
Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati Module: 3 Field Effect Transistors Lecture-3 MOSFET UNDER
More informationDepletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET
Ch. 13 MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor : I D D-mode E-mode V g The gate oxide is made of dielectric SiO 2 with e = 3.9 Depletion-mode operation ( 공핍형 ): Using an input gate voltage
More informationObjectives The purpose of this lab is build and analyze Differential amplifiers based on NMOS transistors (or NPN transistors).
1 Lab 03: Differential Amplifiers (MOSFET) (20 points) NOTE: 1) Please use the basic current mirror from Lab01 for the second part of the lab (Fig. 3). 2) You can use the same chip as the basic current
More informationMultistage Amplifiers
Multistage Amplifiers Single-stage transistor amplifiers are inadequate for meeting most design requirements for any of the four amplifier types (voltage, current, transconductance, and transresistance.)
More informationChapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers
Chapter 4 CMOS Cascode Amplifiers 4.1 Introduction A single stage CMOS amplifier cannot give desired dc voltage gain, output resistance and transconductance. The voltage gain can be made to attain higher
More informationLecture-45. MOS Field-Effect-Transistors Threshold voltage
Lecture-45 MOS Field-Effect-Transistors 7.4. Threshold voltage In this section we summarize the calculation of the threshold voltage and discuss the dependence of the threshold voltage on the bias applied
More informationMOS Field Effect Transistors
MOS Field Effect Transistors A gate contact gate interconnect n polysilicon gate source contacts W active area (thin oxide area) polysilicon gate contact metal interconnect drain contacts A bulk contact
More informationPhysics 481 Experiment 3
Physics 481 Experiment 3 LAST Name (print) FIRST Name (print) TRANSISTORS (BJT & FET) npn BJT n-channel MOSFET 1 Experiment 3 Transistors: BJT & FET In this experiment transistor properties and transistor
More informationECE 546 Lecture 12 Integrated Circuits
ECE 546 Lecture 12 Integrated Circuits Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine 1 Integrated Circuits IC Requirements
More information