MOSFET MODELING & BSIM3 USER S GUIDE

Size: px
Start display at page:

Download "MOSFET MODELING & BSIM3 USER S GUIDE"

Transcription

1 MOSFET MODELING & BSIM3 USER S GUIDE

2 MOSFET MODELING & BSIM3 USER S GUIDE by Yuhua Cheng Conexant Systems, Inc. and Chenming Hu University of California, Berkeley KLUWER ACADEMIC PUBLISHERS NEW YORK, BOSTON, DORDRECHT, LONDON, MOSCOW

3 ebook ISBN Print ISBN Kluwer Academic Publishers New York, Boston, Dordrecht, London, Moscow All rights reserved No part of this ebook may be reproduced or transmitted in any form or by any means, electronic, mechanical, recording, or otherwise, without written consent from the Publisher Created in the United States of America Visit Kluwer Online at: and Kluwer's ebookstore at:

4 Contents Contents... v Preface... xiii Chapter 1 Introduction Compact MOSFET Modeling for Circuit Simulation The Trends of Compact MOSFET Modeling Modeling new physical effects High frequency (HF) analog compact models Simulation robustness and efficiency Model standardization...8 References...8 Chapter 2 Significant Physical Effects In Modern MOSFETs MOSFET Classification and Operation Strong inversion region (Vgs>Vth) Weak and moderate inversion or the subthreshold region Effects Impacting the Threshold Voltage Non-uniform doping effects Normal short channel effects...23

5 vi MOSFET Modeling & BSIM3 User s Guide Reverse short channel effects Normal narrow-width effects Reverse narrow-width effects Body bias effect and bulk charge effect Channel Charge Theory Accumulation Depletion Inversion Carrier Mobility Velocity Saturation Channel Length Modulation Substrate Current Due to Impact Ionization Polysilicon Gate Depletion Velocity Overshoot Effects Self-heating Effect Inversion Layer Quantization Effects...55 References Chapter 3 Threshold Voltage Model Threshold Voltage Model for Long Channel Devices Threshold Voltage Model with Short Channel Effects Charge sharing model Quasi 2-D models for drain induced barrier lowering effect Narrow Width Effect Model Threshold Voltage Model in BSIM3v Modeling of the vertical non-uniform doping effects Modeling of the RSCE due to lateral non-uniform channel doping Modeling of the short channel effect due to drain induced barrier lowering Modeling of the narrow width effects Complete Vth model in BSIM3v Helpful Hints References Chapter 4 I-V Model Essential Equations Describing the I-V Characteristics...105

6 CONTENTS vii 4.2 Channel Charge Density Model Channel charge model in the strong inversion region Channel charge model in the subthreshold region Continuous channel charge model of BSIM3v Continuous channel charge model with the effect of Vds Mobility Model Piece-wise mobility models Mobility models in BSIM3v I-V Model in the Strong Inversion Region I-V model in the linear (triode) region Drain voltage at current saturation, Vdsat Current and output resistance in the saturation region Subthreshold I-V Model Single Equation I-V model of BSIM3v Polysilicon Gate Depletion Effect Helpful Hints References Chapter 5 Capacitance Model Capacitance Components in a MOSFET Intrinsic Capacitance Model Meyer model Shortcomings of the Meyer model Charge-based capacitance model Extrinsic Capacitance Model Capacitance Model of BSIM3v Long channel capacitance model (capmod=0) Short channel capacitance (capmod=1) Single-equation short channel capacitance model (capmod=2) Short channel capacitance model with quantization effect (capmod=3) Channel Length/Width in Capacitance Model Helpful Hints References Chapter 6 Substrate Current Model Substrate Current Generation...211

7 viii MOSFET Modeling & BSIM3 User s Guide 6.2 Substrate Current Model in BSIM3v Helpful Hints References Chapter 7 Noise Model The Physical Mechanisms of Flicker (1/f) Noise The Physical Mechanism of Thermal Noise Flicker Noise Models in BSIM3v SPICE2 flicker noise model (noimod=1) Unified flicker noise model (noimod=2) Thermal Noise Models in BSIM3v Modified SPICE2 thermal noise model (noimod=1) BSIM3 thermal noise model (noimod=2) Helpful Hints References Chapter 8 Source/Drain Parasitics Model Parasitic Components in a MOSFET Models of Parasitic Components in BSIM3v Source and drain series resistances DC model of the source/drain diodes Capacitance model of the source/bulk and drain/bulk diodes Helpful Hints References Chapter 9 Temperature Dependence Model Temperature Effects in a MOSFET Temperature Dependence Models in BSIM3v Comparison of the Temperature-Effect Models with Measured Data Helpful Hints References Chapter 10 Non-quasi Static (NQS) Model The Necessity of Modeling NQS Effects

8 CONTENTS ix 10.2 The NQS Model in BSIM3v Physics basis and model derivation The BSIM3 NQS model Test Results of the NQS Model Helpful Hints References Chapter 11 BSIM3v3 Model Implementation General Structure of BSIM3v3 Model Implementation Robustness Consideration in the Implementation of BSIM3v Testing of Model Implementation Model Selectors of BSIM3v Helpful Hints References Chapter 12 Model Testing Requirements for a MOSFET Model in Circuit Simulation Benchmark Tests Benchmark Test Results Helpful Hints References Chapter 13 Model Parameter Extraction Overview of Model Parameter Extraction Parameter Extraction for BSIM3v Optimization and extraction strategy Extraction routines Binning Methodology Recommended Value Range of the Model Parameters Automated Parameter Extraction Tool References

9 x MOSFET Modeling & BSIM3 User s Guide Chapter 14 RF and Other Compact Model Applications RF Modeling Modeling of the gate resistance Modeling the substrate network A RF MOSFET model based on BSIM3v3 for GHz communication IC s Statistical Modeling Technology Extrapolation and Prediction Using BSIM3 Model References Appendix A BSIM3v3 Parameter Table A.1 Model control parameters A.2 Process parameters A.3 Parameters for Vth model A.4 Parameters for I-V model A.5 Parameters for capacitance model A. 6 Parameters for effective channel length/width in I-V model A. 7 Parameters for effective channel length/width in C-V model A.8 Parameters for substrate current model A.9 Parameters for noise models A. 10 Parameters for models of parasitic components A.11 Parameters for models of temperature effects A.12 Parameters for NQS model Appendix B BSIM3v3 Model Equations B.1 Vth equations B.2 Effective Vgs-Vth B.3 Mobility B.4 Drain saturation voltage B.5 Effective Vds B.6 Drain current expression B.7 Substrate current B.8 Polysilicon depletion effect B.9 Effective channel length and width B.10 Drain/Source resistance B.11 Capacitance model equations B.12 Noise model equations B.13 DC model of the source/drain diodes...443

10 CONTENTS xi B.14 Capacitance model of the source/bulk and drain/bulk diodes B.15 Temperature effects B.16 NQS model equations B.17 A note on the poly-gate depletion effect Appendix C Enhancements and Changes in BSIM3v3.1 versus BSIM3v C. 1 Enhancements C.2 Detailed changes Appendix D Enhancements and Changes in BSIM3v3.2 versus BSIM3v D.1 Enhancements D.2 Detailed changes Index

11 Preface At the dawn of its fifth decade, the semiconductor industry continues to grow at an amazing pace. High-speed and low-power integrated circuits (IC) are used in an ever expanding plethora of applications, permeating every aspect of human life. A critical part of this technology is high-quality circuit design. Circuit simulation is an essential tool in designing integrated circuits. The accuracy of circuit simulation depends on the accuracy of the model of the transistors. Reduction in transistor size continually complicates the device physics and makes device modeling more challenging and sophisticated. Recently, BSIM3v3 (BSIM for Berkeley Short-channel IGFET Model) was selected as the first MOSFET model for standardization by the Compact Model Council, consisting of many leading companies in the semiconductor industry such as Advanced Micro Devices, Analog Devices, Avant!, BTA Technology, Cadence design Systems, Compaq, Conexant Systems (formerly Rockwell Semicondutor Systems), Hewlett Packard, Hitachi, IBM, Intel, Lucent Technologies, Mentor Graphics, Motorola, NEC, Philips, Siemens, Texas Instruments, and TSMC. This is a historic milestone in device modeling for circuit design. As two of the principal developers of BSIM3v3, the authors have received hundreds of comments and questions from device engineers and circuit designers. They revealed to us the areas and the points that require explana-

12 xiv MOSFET Modeling & BSIM3 User's Guide tions and clarifications. We realized the need for a reference book on BSIM3 that takes the readers from device physics through model equations to applications in circuit design. This book explains the important physical effects in MOSFETs, and presents the derivations of the model expressions. The purpose is to help the model users understand the concepts and physical meanings of the model equations and parameters. The book emphasizes the BSIM3 compact model for use in digital, analog and RF circuit design. It covers the complete set of models, i.e., I-V model, capacitance model, noise model, parasitic diode model, substrate current model, temperature effect model and non-quasi-static model. The book also addresses model implementation and new applications such as technology prediction using BSIM3. As a special feature of this book, many helpful hints based on our personal knowledge and experience are presented at the end of chapters 3 through 12 to help readers understand and use the models correctly and effectively. This book is a summary of the contributions from many former and current colleagues and students. One of us (CH) had the distinct pleasure of collaborating with Prof. Ping K. Ko, Hong Kong University of Science and Technology (formerly with University of California, Berkeley) on the development of BSIM1, BSIM2, and BSIM3, and MOSFET physics research over a period of 15 years. His contributions to BSIM3 are countless. Dr. Jianhui Huang is one of the principal developers of the first version of BSIM3. It is a pleasure to acknowledge the following contributors to the development of BSIM3v3: Mansun Chan, Zhihong Liu, Minchie Jeng, Kelvin Hui, Weidong Liu, Xiaodong Jin, Jeff Ou, Kai Chen, James Chen, Ya-chin King, and Michael Orshansky. We would like to acknowledge many colleagues in the Compact Model Council, Britt Brooks, Bhaskar Gadepally, Keith Green, Tom Vrotsos, Colin McAndrew, David Newmark, Marc McSwain, Pratheep Balasingam, Bob Daniel, Mishel Matloubian, Sally Liu, Shiuh-Wuu Lee, Chris Lyons, Joseph Watts and many more for their valuable inputs and comments that have been incorporated in BSIM3 and, indirectly, into this book. We thank Prof. Michael Shur of Rensselaer Polytechnic Institute, Prof. Tor A. Fjeldly of Norwegian University of Science and Technology, and Dr. Mishel Matloubian of Conexant Systems, for reviewing the manuscript and giving helpful comments. We also thank Dennis Sylvester for technical editing, Jeff

13 Preface xv Ou, Weidong Liu, Xiaodong Jin, Sandeep D souza, Michael Orshansky, Mark Cao, and Pin Su for reading and commenting on individual chapters. Finally we would like to give our thanks to our families for their patience, support and help that made this book possible. Yuhua Cheng Conexant Systems, Inc. Newport Beach, CA Chenming Hu University of California Berkeley, CA

Contents. Contents... v. Preface... xiii. Chapter 1 Introduction...1. Chapter 2 Significant Physical Effects In Modern MOSFETs...

Contents. Contents... v. Preface... xiii. Chapter 1 Introduction...1. Chapter 2 Significant Physical Effects In Modern MOSFETs... Contents Contents... v Preface... xiii Chapter 1 Introduction...1 1.1 Compact MOSFET Modeling for Circuit Simulation...1 1.2 The Trends of Compact MOSFET Modeling...5 1.2.1 Modeling new physical effects...5

More information

1286 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 52, NO. 7, JULY MOSFET Modeling for RF IC Design

1286 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 52, NO. 7, JULY MOSFET Modeling for RF IC Design 1286 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 52, NO. 7, JULY 2005 MOSFET Modeling for RF IC Design Yuhua Cheng, Senior Member, IEEE, M. Jamal Deen, Fellow, IEEE, and Chih-Hung Chen, Member, IEEE Invited

More information

PHYSICS OF SEMICONDUCTOR DEVICES

PHYSICS OF SEMICONDUCTOR DEVICES PHYSICS OF SEMICONDUCTOR DEVICES PHYSICS OF SEMICONDUCTOR DEVICES by J. P. Colinge Department of Electrical and Computer Engineering University of California, Davis C. A. Colinge Department of Electrical

More information

Tradeoffs and Optimization in Analog CMOS Design

Tradeoffs and Optimization in Analog CMOS Design Tradeoffs and Optimization in Analog CMOS Design David M. Binkley University of North Carolina at Charlotte, USA A John Wiley & Sons, Ltd., Publication Contents Foreword Preface Acknowledgmerits List of

More information

FUNDAMENTALS OF MODERN VLSI DEVICES

FUNDAMENTALS OF MODERN VLSI DEVICES 19-13- FUNDAMENTALS OF MODERN VLSI DEVICES YUAN TAUR TAK H. MING CAMBRIDGE UNIVERSITY PRESS Physical Constants and Unit Conversions List of Symbols Preface page xi xiii xxi 1 INTRODUCTION I 1.1 Evolution

More information

EFFECT OF THRESHOLD VOLTAGE AND CHANNEL LENGTH ON DRAIN CURRENT OF SILICON N-MOSFET

EFFECT OF THRESHOLD VOLTAGE AND CHANNEL LENGTH ON DRAIN CURRENT OF SILICON N-MOSFET EFFECT OF THRESHOLD VOLTAGE AND CHANNEL LENGTH ON DRAIN CURRENT OF SILICON N-MOSFET A.S.M. Bakibillah Nazibur Rahman Dept. of Electrical & Electronic Engineering, American International University Bangladesh

More information

Device Modeling for Analog and RF CMOS Circuit Design

Device Modeling for Analog and RF CMOS Circuit Design Device Modeling for Analog and RF CMOS Circuit Design Trond Ytterdal Norwegian University of Science and Technology Yuhua Cheng Skyworks Solutions Inc., USA Tor A. Fjeldly Norwegian University of Science

More information

Drive performance of an asymmetric MOSFET structure: the peak device

Drive performance of an asymmetric MOSFET structure: the peak device MEJ 499 Microelectronics Journal Microelectronics Journal 30 (1999) 229 233 Drive performance of an asymmetric MOSFET structure: the peak device M. Stockinger a, *, A. Wild b, S. Selberherr c a Institute

More information

Gennady Gildenblat. Editor. Compact Modeling. Principles, Techniques and Applications. Springer

Gennady Gildenblat. Editor. Compact Modeling. Principles, Techniques and Applications. Springer Gennady Gildenblat Editor Compact Modeling Principles, Techniques and Applications Springer Contents Part I Compact Models of MOS Transistors 1 Surface-Potential-Based Compact Model of Bulk MOSFET 3 Gennady

More information

UOTFT: Universal Organic TFT Model for Circuit Design

UOTFT: Universal Organic TFT Model for Circuit Design UOTFT: Universal Organic TFT Model for Circuit Design S. Mijalković, D. Green, A. Nejim Silvaco Europe, St Ives, Cambridgeshire, UK A. Rankov, E. Smith, T. Kugler, C. Newsome, J. Halls Cambridge Display

More information

Conduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor

Conduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor Conduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris,

More information

Topic 2. Basic MOS theory & SPICE simulation

Topic 2. Basic MOS theory & SPICE simulation Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris, Ch 2 & 5.1-5.3 Rabaey, Ch 3) URL: www.ee.ic.ac.uk/pcheung/

More information

Conduction Characteristics of MOS Transistors (for fixed Vds) Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor

Conduction Characteristics of MOS Transistors (for fixed Vds) Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor Conduction Characteristics of MOS Transistors (for fixed Vds) Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris,

More information

a leap ahead in analog

a leap ahead in analog Analog modeling requirements for HV CMOS technology Ehrenfried Seebacher 2011-12-15 a leap ahead in analog Presentation Overview Design perspective on High Performance Analog HV CMOS Analog modeling requirements

More information

Lecture-45. MOS Field-Effect-Transistors Threshold voltage

Lecture-45. MOS Field-Effect-Transistors Threshold voltage Lecture-45 MOS Field-Effect-Transistors 7.4. Threshold voltage In this section we summarize the calculation of the threshold voltage and discuss the dependence of the threshold voltage on the bias applied

More information

A ROBUST PHYSICAL AND PREDICTIVE

A ROBUST PHYSICAL AND PREDICTIVE A ROBUST PHYSICAL AND PREDICTIVE MODEL FOR DEEP-SUBMICROMETER MOS CIRCUIT SIMULATION by J. H. Huang, Z. H. Liu, M. C. Jeng, P. K. KO, C. Hu Memorandum No. UCB/ERL M93/57 21 July 1993 A ROBUST PHYSICAL

More information

PROCESS and environment parameter variations in scaled

PROCESS and environment parameter variations in scaled 1078 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 10, OCTOBER 2006 Reversed Temperature-Dependent Propagation Delay Characteristics in Nanometer CMOS Circuits Ranjith Kumar

More information

Semiconductor Devices

Semiconductor Devices Semiconductor Devices Modelling and Technology Source Electrons Gate Holes Drain Insulator Nandita DasGupta Amitava DasGupta SEMICONDUCTOR DEVICES Modelling and Technology NANDITA DASGUPTA Professor Department

More information

MOSFET short channel effects

MOSFET short channel effects MOSFET short channel effects overview Five different short channel effects can be distinguished: velocity saturation drain induced barrier lowering (DIBL) impact ionization surface scattering hot electrons

More information

NAME: Last First Signature

NAME: Last First Signature UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 130: IC Devices Spring 2003 FINAL EXAMINATION NAME: Last First Signature STUDENT

More information

TECHNOLOGY road map and strategic planning of future

TECHNOLOGY road map and strategic planning of future IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 44, NO. 11, NOVEMBER 1997 1951 Predicting CMOS Speed with Gate Oxide and Voltage Scaling and Interconnect Loading Effects Kai Chen, Member, IEEE, Chenming Hu,

More information

Parasitic-Aware Optimization of CMOS RF Circuits

Parasitic-Aware Optimization of CMOS RF Circuits Parasitic-Aware Optimization of CMOS RF Circuits Parasitic-Aware Optimization of CMOS RF Circuits by David J. Allstot Kiyong Choi Jinho Park University of Washington KLUWER ACADEMIC PUBLISHERS NEW YORK,

More information

CONTENTS. 2.2 Schrodinger's Wave Equation 31. PART I Semiconductor Material Properties. 2.3 Applications of Schrodinger's Wave Equation 34

CONTENTS. 2.2 Schrodinger's Wave Equation 31. PART I Semiconductor Material Properties. 2.3 Applications of Schrodinger's Wave Equation 34 CONTENTS Preface x Prologue Semiconductors and the Integrated Circuit xvii PART I Semiconductor Material Properties CHAPTER 1 The Crystal Structure of Solids 1 1.0 Preview 1 1.1 Semiconductor Materials

More information

A New Model for Thermal Channel Noise of Deep-Submicron MOSFETS and its Application in RF-CMOS Design

A New Model for Thermal Channel Noise of Deep-Submicron MOSFETS and its Application in RF-CMOS Design IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 5, MAY 2001 831 A New Model for Thermal Channel Noise of Deep-Submicron MOSFETS and its Application in RF-CMOS Design Gerhard Knoblinger, Member, IEEE,

More information

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; Chapter 3 Field-Effect Transistors (FETs) 3.1 Introduction Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; The concept has been known

More information

TSMC Property. The Impacts of BSIM. Sally Liu TSMC. S. Liu TSMC, Ltd Dec 13, 2012P TSMC, Ltd

TSMC Property. The Impacts of BSIM. Sally Liu TSMC. S. Liu TSMC, Ltd Dec 13, 2012P TSMC, Ltd The Impacts of BSIM Sally Liu TSMC 1 The Impacts of BSIM Outline What is BSIM Industry standard Breadth and depth Moving forward 2 What s in a name of BSIM The making of BSIM 631 papers in IEEE Explore

More information

TCAD SIMULATION STUDY OF FINFET BASED LNA

TCAD SIMULATION STUDY OF FINFET BASED LNA Research Article TCAD SIMULATION STUDY OF FINFET BASED LNA K K Nagarajan 1, N Vinodh Kumar 2 and R Srinivasan 2 Address for Correspondence 1 Department of Computer Science, SSN College of Engineering,

More information

On the flicker noise modeling in HV MOSFETs. Vladimír Stejskal, Miloš Skalský, Libor Vojkůvka, Jiří Slezák April 2012

On the flicker noise modeling in HV MOSFETs. Vladimír Stejskal, Miloš Skalský, Libor Vojkůvka, Jiří Slezák April 2012 On the flicker noise modeling in HV MOSFETs Vladimír Stejskal, Miloš Skalský, Libor Vojkůvka, Jiří Slezák April, 2012 April 2012 MOS-AK Dresden AGENDA 1. INTRODUCTION HV device description 2. MEASUREMENTS

More information

Accuracy and Speed Performance of HiSIM Versions 231 and 240

Accuracy and Speed Performance of HiSIM Versions 231 and 240 Accuracy and Speed Performance of HiSIM Versions 231 and 240 H.J. Mattausch, M. Miura-Mattausch, N. Sadachika, M. Miyake Graduate School of Advanced Sciences of Matter, Hiroshima University T. Iizuka NEC

More information

INTEGRATED AUDIO AMPLIFIERS IN BCD TECHNOLOGY

INTEGRATED AUDIO AMPLIFIERS IN BCD TECHNOLOGY INTEGRATED AUDIO AMPLIFIERS IN BCD TECHNOLOGY INTEGRATED AUDIO AMPLIFIERS IN BCD TECHNOLOGY by Marco Berkhout MESA Research Institute, University of Twente, and Philips Semiconductors " ~ Springer Science+Business

More information

ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices

ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices Christopher Batten School of Electrical and Computer Engineering Cornell University http://www.csl.cornell.edu/courses/ece5950 Simple Transistor

More information

Contents. Compact Models of MOS Transistors

Contents. Compact Models of MOS Transistors Part I Compact Models of MOS Transistors 1 Surface-Potential-Based Compact Model of Bulk MOSFET... 3 Gennady Gildenblat, Weimin Wu, Xin Li, Ronald van Langevelde, Andries J. Scholten, Geert D.J. Smit,

More information

Design and Performance Analysis of SOI and Conventional MOSFET based CMOS Inverter

Design and Performance Analysis of SOI and Conventional MOSFET based CMOS Inverter I J E E E C International Journal of Electrical, Electronics ISSN No. (Online): 2277-2626 and Computer Engineering 3(2): 138-143(2014) Design and Performance Analysis of SOI and Conventional MOSFET based

More information

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha ECE520 VLSI Design Lecture 2: Basic MOS Physics Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture Semiconductor

More information

8. Characteristics of Field Effect Transistor (MOSFET)

8. Characteristics of Field Effect Transistor (MOSFET) 1 8. Characteristics of Field Effect Transistor (MOSFET) 8.1. Objectives The purpose of this experiment is to measure input and output characteristics of n-channel and p- channel field effect transistors

More information

Electronic CAD Practical work. Week 1: Introduction to transistor models. curve tracing of NMOS transfer characteristics

Electronic CAD Practical work. Week 1: Introduction to transistor models. curve tracing of NMOS transfer characteristics Electronic CAD Practical work Dr. Martin John Burbidge Lancashire UK Tel: +44 (0)1524 825064 Email: martin@mjb-rfelectronics-synthesis.com Martin Burbidge 2006 Week 1: Introduction to transistor models

More information

UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences.

UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences. UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences Discussion #9 EE 05 Spring 2008 Prof. u MOSFETs The standard MOSFET structure is shown

More information

COMON De-Briefing. Prof. Benjamin Iñiguez

COMON De-Briefing. Prof. Benjamin Iñiguez COMON De-Briefing Prof. Benjamin Iñiguez Department of Electronic, Electrical and Automatic Control Engineering, Universitat Rovira i Virgili (URV) Tarragona, Spain benjamin.iniguez@urv.cat MOS-AK, Munich,

More information

A Design Comparison of Low Power 50 nm Technology Based Inverter with Sleep Transistor and MTCMOS Scheme

A Design Comparison of Low Power 50 nm Technology Based Inverter with Sleep Transistor and MTCMOS Scheme A Design Comparison of Low Power 50 nm Technology Based Inverter with Sleep Transistor and MTCMOS Scheme Arun Kumar Sunaniya, PhD Scholar MANIT Bhopal arun.sunaniya@gmail.com Kavita Khare Associate professor

More information

EE5320: Analog IC Design

EE5320: Analog IC Design EE5320: Analog IC Design Handout 3: MOSFETs Saurabh Saxena & Qadeer Khan Indian Institute of Technology Madras Copyright 2018 by EE6:Integrated Circuits & Systems roup @ IIT Madras Overview Transistors

More information

FIELD EFFECT TRANSISTOR (FET) 1. JUNCTION FIELD EFFECT TRANSISTOR (JFET)

FIELD EFFECT TRANSISTOR (FET) 1. JUNCTION FIELD EFFECT TRANSISTOR (JFET) FIELD EFFECT TRANSISTOR (FET) The field-effect transistor (FET) is a three-terminal device used for a variety of applications that match, to a large extent, those of the BJT transistor. Although there

More information

Lecture 4 -- Tuesday, Sept. 19: Non-uniform injection and/or doping. Diffusion. Continuity/conservation. The five basic equations.

Lecture 4 -- Tuesday, Sept. 19: Non-uniform injection and/or doping. Diffusion. Continuity/conservation. The five basic equations. 6.012 ELECTRONIC DEVICES AND CIRCUITS Schedule -- Fall 1995 (8/31/95 version) Recitation 1 -- Wednesday, Sept. 6: Review of 6.002 models for BJT. Discussion of models and modeling; motivate need to go

More information

ECSE-6300 IC Fabrication Laboratory Lecture 7 MOSFETs. Lecture Outline

ECSE-6300 IC Fabrication Laboratory Lecture 7 MOSFETs. Lecture Outline ECSE-6300 IC Fabrication Laboratory Lecture 7 MOSFETs Prof. Rensselaer Polytechnic Institute Troy, NY 12180 Office: CII-6229 Tel.: (518) 276-2909 e-mails: luj@rpi.edu http://www.ecse.rpi.edu/courses/s16/ecse

More information

RF-CMOS Performance Trends

RF-CMOS Performance Trends 1776 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 48, NO. 8, AUGUST 2001 RF-CMOS Performance Trends Pierre H. Woerlee, Mathijs J. Knitel, Ronald van Langevelde, Member, IEEE, Dirk B. M. Klaassen, Luuk F.

More information

cost and reliability; power considerations were of secondary importance. In recent years. however, this has begun to change and increasingly power is

cost and reliability; power considerations were of secondary importance. In recent years. however, this has begun to change and increasingly power is CHAPTER-1 INTRODUCTION AND SCOPE OF WORK 1.0 MOTIVATION In the past, the major concern of the VLSI designer was area, performance, cost and reliability; power considerations were of secondary importance.

More information

Design of Analog CMOS Integrated Circuits

Design of Analog CMOS Integrated Circuits Design of Analog CMOS Integrated Circuits Behzad Razavi Professor of Electrical Engineering University of California, Los Angeles H Boston Burr Ridge, IL Dubuque, IA Madison, WI New York San Francisco

More information

Power MOSFET Zheng Yang (ERF 3017,

Power MOSFET Zheng Yang (ERF 3017, ECE442 Power Semiconductor Devices and Integrated Circuits Power MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Evolution of low-voltage (

More information

MEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I

MEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I MEASUREMENT AND INSTRUMENTATION STUDY NOTES The MOSFET The MOSFET Metal Oxide FET UNIT-I As well as the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available

More information

MOSFET Parasitic Elements

MOSFET Parasitic Elements MOSFET Parasitic Elements Three MITs of the ay Components of the source resistance and their influence on g m and R d Gate-induced drain leakage (GIL) and its effect on lowest possible leakage current

More information

MOS Transistor Theory

MOS Transistor Theory MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 MOS Transistor Theory Study conducting channel between

More information

FET. Field Effect Transistors ELEKTRONIKA KONTROL. Eka Maulana, ST, MT, M.Eng. Universitas Brawijaya. p + S n n-channel. Gate. Basic structure.

FET. Field Effect Transistors ELEKTRONIKA KONTROL. Eka Maulana, ST, MT, M.Eng. Universitas Brawijaya. p + S n n-channel. Gate. Basic structure. FET Field Effect Transistors ELEKTRONIKA KONTROL Basic structure Gate G Source S n n-channel Cross section p + p + p + G Depletion region Drain D Eka Maulana, ST, MT, M.Eng. Universitas Brawijaya S Channel

More information

Solid State Device Fundamentals

Solid State Device Fundamentals Solid State Device Fundamentals 4.4. Field Effect Transistor (MOSFET) ENS 463 Lecture Course by Alexander M. Zaitsev alexander.zaitsev@csi.cuny.edu Tel: 718 982 2812 4N101b 1 Field-effect transistor (FET)

More information

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,

More information

Lecture 13. Technology Trends and Modeling Pitfalls: Transistors in the real world

Lecture 13. Technology Trends and Modeling Pitfalls: Transistors in the real world Lecture 13 Technology Trends and Modeling Pitfalls: Transistors in the real world Guest lecturer: Jared Zerbe Rambus Inc jared@rambus.com Copyright 2003 by Mark Horowitz 1 Overview CMOS technology trends

More information

Fundamentals of Power Semiconductor Devices

Fundamentals of Power Semiconductor Devices В. Jayant Baliga Fundamentals of Power Semiconductor Devices 4y Spri ringer Contents Preface vii Chapter 1 Introduction 1 1.1 Ideal and Typical Power Switching Waveforms 3 1.2 Ideal and Typical Power Device

More information

Noise Modeling for RF CMOS Circuit Simulation

Noise Modeling for RF CMOS Circuit Simulation 618 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 50, NO. 3, MARCH 2003 Noise Modeling for RF CMOS Circuit Simulation Andries J. Scholten, Luuk F. Tiemeijer, Ronald van Langevelde, Member, IEEE, Ramon J.

More information

Workshop on Compact Modeling

Workshop on Compact Modeling Workshop on Compact Modeling Chair: Xing Zhou Workshop on Compact Modeling 11 th WCM: 2-day workshop, 15 presentations, 30min/each. Thank you all for your participation! Speakers: please load your slides

More information

EE241 - Spring 2013 Advanced Digital Integrated Circuits. Projects. Groups of 3 Proposals in two weeks (2/20) Topics: Lecture 5: Transistor Models

EE241 - Spring 2013 Advanced Digital Integrated Circuits. Projects. Groups of 3 Proposals in two weeks (2/20) Topics: Lecture 5: Transistor Models EE241 - Spring 2013 Advanced Digital Integrated Circuits Lecture 5: Transistor Models Projects Groups of 3 Proposals in two weeks (2/20) Topics: Soft errors in datapaths Soft errors in memory Integration

More information

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press UNIT-1 Bipolar Junction Transistors Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press Figure 6.1 A simplified structure of the npn transistor. Microelectronic Circuits, Sixth

More information

4: Transistors Non idealities

4: Transistors Non idealities 4: Transistors Non idealities Inversion Major cause of non-idealities/complexities: Who controls channel (and how)? Large Body(Substrate) Source Voltage V G V SB - - - - - - - - n+ n+ - - - - - - - - -

More information

CMOS LOGIC CIRCUIT DESIGN

CMOS LOGIC CIRCUIT DESIGN CMOS LOGIC CIRCUIT DESIGN CMOS LOGIC CIRCUIT DESIGN John P. Uyemura Georgia Institute of Technology KLUWER ACADEMIC PUBLISHERS NEW YORK, BOSTON, DORDRECHT, LONDON, MOSCOW ebook ISBN: 0-306-47529-4 Print

More information

3: MOS Transistors. Non idealities

3: MOS Transistors. Non idealities 3: MOS Transistors Non idealities Inversion Major cause of non-idealities/complexities: Who controls channel (and how)? Large Body(Substrate) Source Voltage V G V SB - - - - - - - - n+ n+ - - - - - - -

More information

GaN HEMT SPICE Model Standard for Power & RF. Samuel Mertens MOS-AK Workshop Washington, DC December 9, 2015

GaN HEMT SPICE Model Standard for Power & RF. Samuel Mertens MOS-AK Workshop Washington, DC December 9, 2015 GaN HEMT SPICE Model Standard for Power & RF Samuel Mertens MOS-AK Workshop Washington, DC December 9, 2015 Compact Model Coalition @SI2 Standardizing Compact Models Since 1996 Started with BSIM3 Support

More information

Lecture 4. MOS transistor theory

Lecture 4. MOS transistor theory Lecture 4 MOS transistor theory 1.7 Introduction: A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain is modulated by a voltage

More information

Lecture 15. Field Effect Transistor (FET) Wednesday 29/11/2017 MOSFET 1-1

Lecture 15. Field Effect Transistor (FET) Wednesday 29/11/2017 MOSFET 1-1 Lecture 15 Field Effect Transistor (FET) Wednesday 29/11/2017 MOSFET 1-1 Outline MOSFET transistors Introduction to MOSFET MOSFET Types epletion-type MOSFET Characteristics Comparison between JFET and

More information

Why Scaling? CPU speed Chip size R, C CPU can increase speed by reducing occupying area.

Why Scaling? CPU speed Chip size R, C CPU can increase speed by reducing occupying area. Why Scaling? Higher density : Integration of more transistors onto a smaller chip : reducing the occupying area and production cost Higher Performance : Higher current drive : smaller metal to metal capacitance

More information

Modeling a MOSFET for Monolithic Millimeterwave Integrated Circuit Design

Modeling a MOSFET for Monolithic Millimeterwave Integrated Circuit Design Modeling a MOSFET for Monolithic Millimeterwave Integrated Circuit Design Adhira Raj, Karthigha Balamurugan, Jayakumar M Amrita Vishwa Vidyapeetham,Coimbatore,India, Abstract The millimetre-wave spectrum

More information

Modeling and Validation of 4H-SiC Low Voltage MOSFETs for Integrated Circuit Design

Modeling and Validation of 4H-SiC Low Voltage MOSFETs for Integrated Circuit Design University of Arkansas, Fayetteville ScholarWorks@UARK Theses and Dissertations 5-2017 Modeling and Validation of 4H-SiC Low Voltage MOSFETs for Integrated Circuit Design Shamim Ahmed University of Arkansas,

More information

Sub-Threshold Region Behavior of Long Channel MOSFET

Sub-Threshold Region Behavior of Long Channel MOSFET Sub-threshold Region - So far, we have discussed the MOSFET behavior in linear region and saturation region - Sub-threshold region is refer to region where Vt is less than Vt - Sub-threshold region reflects

More information

Semiconductor Detector Systems

Semiconductor Detector Systems Semiconductor Detector Systems Helmuth Spieler Physics Division, Lawrence Berkeley National Laboratory OXFORD UNIVERSITY PRESS ix CONTENTS 1 Detector systems overview 1 1.1 Sensor 2 1.2 Preamplifier 3

More information

Session 10: Solid State Physics MOSFET

Session 10: Solid State Physics MOSFET Session 10: Solid State Physics MOSFET 1 Outline A B C D E F G H I J 2 MOSCap MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor: Al (metal) SiO2 (oxide) High k ~0.1 ~5 A SiO2 A n+ n+ p-type Si (bulk)

More information

ANALOG INTEGRATED CIRCUITS FOR COMMUNICATION Principles, Simulation and Design

ANALOG INTEGRATED CIRCUITS FOR COMMUNICATION Principles, Simulation and Design ANALOG INTEGRATED CIRCUITS FOR COMMUNICATION Principles, Simulation and Design ANALOG INTEGRATED CIRCUITS FOR COMMUNICATION Principles, Simulation and Design by Donald 0. Pederson University of California

More information

MOSFET FUNDAMENTALS OPERATION & MODELING

MOSFET FUNDAMENTALS OPERATION & MODELING MOSFET FUNDAMENTALS OPERATION & MODELING MOSFET MODELING AND OPERATION MOSFET Fundamentals MOSFET Physical Structure and Operation MOSFET Large Signal I-V Characteristics Subthreshold Triode Saturation

More information

ECSE-6300 IC Fabrication Laboratory Lecture 9 MOSFETs. Lecture Outline

ECSE-6300 IC Fabrication Laboratory Lecture 9 MOSFETs. Lecture Outline ECSE-6300 IC Fabrication Laboratory Lecture 9 MOSFETs Prof. Rensselaer Polytechnic Institute Troy, NY 12180 Office: CII-6229 Tel.: (518) 276-2909 e-mails: luj@rpi.edu http://www.ecse.rpi.edu/courses/s18/ecse

More information

A Novel GGNMOS Macro-Model for ESD Circuit Simulation

A Novel GGNMOS Macro-Model for ESD Circuit Simulation Chinese Journal of Electronics Vol.18, No.4, Oct. 2009 A Novel GGNMOS Macro-Model for ESD Circuit Simulation JIAO Chao and YU Zhiping (Institute of Microelectronics, Tsinghua University, Beijing 100084,

More information

Three Terminal Devices

Three Terminal Devices Three Terminal Devices - field effect transistor (FET) - bipolar junction transistor (BJT) - foundation on which modern electronics is built - active devices - devices described completely by considering

More information

Introduction to VLSI ASIC Design and Technology

Introduction to VLSI ASIC Design and Technology Introduction to VLSI ASIC Design and Technology Paulo Moreira CERN - Geneva, Switzerland Paulo Moreira Introduction 1 Outline Introduction Is there a limit? Transistors CMOS building blocks Parasitics

More information

INTRODUCTION: Basic operating principle of a MOSFET:

INTRODUCTION: Basic operating principle of a MOSFET: INTRODUCTION: Along with the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available whose Gate input is electrically insulated from the main current carrying

More information

Charge-Based Continuous Equations for the Transconductance and Output Conductance of Graded-Channel SOI MOSFET s

Charge-Based Continuous Equations for the Transconductance and Output Conductance of Graded-Channel SOI MOSFET s Charge-Based Continuous Equations for the Transconductance and Output Conductance of Graded-Channel SOI MOSFET s Michelly de Souza 1 and Marcelo Antonio Pavanello 1,2 1 Laboratório de Sistemas Integráveis,

More information

Semiconductor Physics and Devices

Semiconductor Physics and Devices Metal-Semiconductor and Semiconductor Heterojunctions The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is one of two major types of transistors. The MOSFET is used in digital circuit, because

More information

Design Simulation and Analysis of NMOS Characteristics for Varying Oxide Thickness

Design Simulation and Analysis of NMOS Characteristics for Varying Oxide Thickness MIT International Journal of Electronics and Communication Engineering, Vol. 4, No. 2, August 2014, pp. 81 85 81 Design Simulation and Analysis of NMOS Characteristics for Varying Oxide Thickness Alpana

More information

Lecture 6. Technology Trends and Modeling Pitfalls: Transistors in the real world

Lecture 6. Technology Trends and Modeling Pitfalls: Transistors in the real world Lecture 6 Technology Trends and Modeling Pitfalls: Transistors in the real world Guest lecturer: Jared Zerbe Rambus Inc jared@rambus.com Copyright 2004 by Mark Horowitz Some Figures courtesy of C. Enz,

More information

Prepared by: Dr. Rishi Prakash, Dept of Electronics and Communication Engineering Page 1 of 5

Prepared by: Dr. Rishi Prakash, Dept of Electronics and Communication Engineering Page 1 of 5 Microwave tunnel diode Some anomalous phenomena were observed in diode which do not follows the classical diode equation. This anomalous phenomena was explained by quantum tunnelling theory. The tunnelling

More information

EFFECT OF STRUCTURAL AND DOPING PARAMETER VARIATIONS ON NQS DELAY, INTRINSIC GAIN AND NF IN JUNCTIONLESS FETS

EFFECT OF STRUCTURAL AND DOPING PARAMETER VARIATIONS ON NQS DELAY, INTRINSIC GAIN AND NF IN JUNCTIONLESS FETS EFFECT OF STRUCTURAL AND DOPING PARAMETER VARIATIONS ON NQS DELAY, INTRINSIC GAIN AND NF IN JUNCTIONLESS FETS B. Lakshmi 1 and R. Srinivasan 2 1 School of Electronics Engineering, VIT University, Chennai,

More information

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,

More information

EE70 - Intro. Electronics

EE70 - Intro. Electronics EE70 - Intro. Electronics Course website: ~/classes/ee70/fall05 Today s class agenda (November 28, 2005) review Serial/parallel resonant circuits Diode Field Effect Transistor (FET) f 0 = Qs = Qs = 1 2π

More information

DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS

DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS by Yves Geerts Alcatel Microelectronics, Belgium Michiel Steyaert KU Leuven, Belgium and Willy Sansen KU Leuven,

More information

The EKV MOSFET Model for Circuit Simulation

The EKV MOSFET Model for Circuit Simulation The EKV MOSFET Model for Circuit Simulation October, 1998 Matthias Bucher, Fabien Théodoloz, François Krummenacher Electronics Laboratories (LEG) Swiss Federal Institute of Technology, Lausanne (EPFL),

More information

Device Modeling for Analog and RF CMOS Circuit Design

Device Modeling for Analog and RF CMOS Circuit Design Device Modeling for Analog and RF CMOS Circuit Design Device Modeling for Analog and RF CMOS Circuit Design Trond Ytterdal Norwegian University of Science and Technology Yuhua Cheng Skyworks Solutions

More information

EDA Industry to Recognize Dr. Chenming Hu with the Phil Kaufman Award at DAC 2013

EDA Industry to Recognize Dr. Chenming Hu with the Phil Kaufman Award at DAC 2013 NEWS RELEASE For more information, contact: Kristin Steen Jennifer Cermak Public Relations for the IEEE Council on EDA EDA Consortium (512) 297-7126 (408) 283-2121 admin@ieee-ceda.com jennifer.cermak@edac.org

More information

Students: Yifan Jiang (Research Assistant) Siyang Liu (Visiting Scholar)

Students: Yifan Jiang (Research Assistant) Siyang Liu (Visiting Scholar) Y9.FS1.1: SiC Power Devices for SST Applications Project Leader: Faculty: Dr. Jayant Baliga Dr. Alex Huang Students: Yifan Jiang (Research Assistant) Siyang Liu (Visiting Scholar) 1. Project Goals (a)

More information

INTERNATIONAL JOURNAL OF APPLIED ENGINEERING RESEARCH, DINDIGUL Volume 1, No 3, 2010

INTERNATIONAL JOURNAL OF APPLIED ENGINEERING RESEARCH, DINDIGUL Volume 1, No 3, 2010 Low Power CMOS Inverter design at different Technologies Vijay Kumar Sharma 1, Surender Soni 2 1 Department of Electronics & Communication, College of Engineering, Teerthanker Mahaveer University, Moradabad

More information

Solid State Devices- Part- II. Module- IV

Solid State Devices- Part- II. Module- IV Solid State Devices- Part- II Module- IV MOS Capacitor Two terminal MOS device MOS = Metal- Oxide- Semiconductor MOS capacitor - the heart of the MOSFET The MOS capacitor is used to induce charge at the

More information

Lecture 31 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 25, 2007

Lecture 31 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 25, 2007 6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 31-1 Lecture 31 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 25, 2007 Contents: 1. Short-channel effects

More information

CHAPTER 3 TWO DIMENSIONAL ANALYTICAL MODELING FOR THRESHOLD VOLTAGE

CHAPTER 3 TWO DIMENSIONAL ANALYTICAL MODELING FOR THRESHOLD VOLTAGE 49 CHAPTER 3 TWO DIMENSIONAL ANALYTICAL MODELING FOR THRESHOLD VOLTAGE 3.1 INTRODUCTION A qualitative notion of threshold voltage V th is the gate-source voltage at which an inversion channel forms, which

More information

PHYSICS-BASED THRESHOLD VOLTAGE MODELING WITH REVERSE SHORT CHANNEL EFFECT

PHYSICS-BASED THRESHOLD VOLTAGE MODELING WITH REVERSE SHORT CHANNEL EFFECT Journal of Modeling and Simulation of Microsystems, Vol. 2, No. 1, Pages 51-56, 1999. PHYSICS-BASED THRESHOLD VOLTAGE MODELING WITH REVERSE SHORT CHANNEL EFFECT K-Y Lim, X. Zhou, and Y. Wang School of

More information

I E I C since I B is very small

I E I C since I B is very small Figure 2: Symbols and nomenclature of a (a) npn and (b) pnp transistor. The BJT consists of three regions, emitter, base, and collector. The emitter and collector are usually of one type of doping, while

More information

ANALOG CMOS FILTERS FOR VERY HIGH FREQUENCIES

ANALOG CMOS FILTERS FOR VERY HIGH FREQUENCIES ANALOG CMOS FILTERS FOR VERY HIGH FREQUENCIES THE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE ANALOG CIRCUITS AND SIGNAL PROCESSING Consulting Editor Mohammed Ismail Ohio State University

More information

Lecture 13. Metal Oxide Semiconductor Field Effect Transistor (MOSFET) MOSFET 1-1

Lecture 13. Metal Oxide Semiconductor Field Effect Transistor (MOSFET) MOSFET 1-1 Lecture 13 Metal Oxide Semiconductor Field Effect Transistor (MOSFET) MOSFET 1-1 Outline Continue MOSFET Qualitative Operation epletion-type MOSFET Characteristics Biasing Circuits and Examples Enhancement-type

More information

HSPICE (from Avant!) offers a more robust, commercial version of SPICE. PSPICE is a popular version of SPICE, available from Orcad (now Cadence).

HSPICE (from Avant!) offers a more robust, commercial version of SPICE. PSPICE is a popular version of SPICE, available from Orcad (now Cadence). Electronics II: SPICE Lab ECE 09.403/503 Team Size: 2-3 Electronics II Lab Date: 3/9/2017 Lab Created by: Chris Frederickson, Adam Fifth, and Russell Trafford Introduction SPICE (Simulation Program for

More information