Session 10: Solid State Physics MOSFET
|
|
- Brianne Chapman
- 6 years ago
- Views:
Transcription
1 Session 10: Solid State Physics MOSFET 1
2 Outline A B C D E F G H I J 2
3 MOSCap MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor: Al (metal) SiO2 (oxide) High k ~0.1 ~5 A SiO2 A n+ n+ p-type Si (bulk) p Drift current flowing between 2 doped regions ( source & drain ) is modulated by varying the voltage on the gate electrode. 3
4 MOSFET GATE LENGTH, L g OXIDE THICKNESS, T ox Gate Desired characteristics: High ON current Low OFF current Source Substrate Drain CURRENT V T Intel s 32nm CMOSFETs GATE VOLTAGE 4
5 N-channel vs. P-channel NMOS N+ poly-si PMOS P+ poly-si N+ N+ P+ P+ p-type Si n-type Si For current to flow, V GS > V T Enhancement mode: V T > 0 Depletion mode: V T < 0 Transistor is ON when V G =0V For current to flow, V GS < V T Enhancement mode: V T < 0 Depletion mode: V T > 0 Transistor is ON when V G =0V 5
6 CMOS Devices and Circuits CIRCUIT SYMBOLS N-channel MOSFET P-channel MOSFET CMOS INVERTER CIRCUIT V DD S V OUT INVERTER LOGIC SYMBOL D V DD V IN D V OUT GND S 0 V DD V IN When V G = V DD, the NMOSFET is on and the PMOSFET is off. When V G = 0, the PMOSFET is on and the NMOSFET is off. 6
7 Pull-Down and Pull-Up Devices In CMOS logic gates, NMOSFETs are used to connect the output to GND, whereas PMOSFETs are used to connect the output to VDD. An NMOSFET functions as a pull-down devicewhen it is turned on (gate voltage = V DD ) A PMOSFET functions as a pull-up devicewhen it is turned on (gate voltage = GND) V DD input signals A 1 A 2 A N A 1 A 2 A N Pull-up network Pull-down network PMOSFETs only F(A 1, A 2,, A N ) NMOSFETs only 7
8 CMOS NAND / NOR Gate NAND V DD NOR V DD A B A A B F A B F B B A F A B F
9 Qualitative Theory of the NMOSFET SiO2 A A n+ n+ 0 0 p The potential barrier to electron flow from the source into the channel region is lowered by applying V GS > V T 9
10 Qualitative Theory of the NMOSFET n+ n+ p n+ n+ 0 Inversion-layer channel is formed p 0 n+ n+ 0 Electrons flow from the source to the drain by drift, when V DS >0. (I DS > 0) The channel potential ( ) varies from V S at the source end to V D at the drain end. p 10
11 Qualitative Theory of the NMOSFET n+ n+ p Inversion-layer channel is formed Electrons flow from the source to the drain by drift, when V DS >0. (I DS > 0) The channel potential ( ) varies from V S at the source end to V D at the drain end. 11
12 MOSFET I-V Curve n+ 0 n+ p
13 MOSFET I-V Curve Depletion Region Approximation: but
14 MOSFET I-V Curve 0 Simply call 0 as
15 MOSFET I-V Curve 2 Linear Saturation Linear Saturation 15
16 Field-Effect Mobility, µ eff Effective vertical electric filed in the inversion layer for NMOS Scattering mechanisms: Coulombic scattering phonon scattering surface roughness scattering Effective vertical electric filed in the inversion layer for PMOS 16
17 MOSFET Saturation Region of Operation n+ n+ n+ n+ p ~ p As V D is increased above V G -V T, the length of the pinch-off region increases. The voltage applied across the inversion layer is always V Dsat =V GS -V T, and so the current saturates. If is significant compared to L, then I DS will increase slightly with increasing V DS >V Dsat, due to channel-length modulation 17
18 Square Law Theory? 2 Depletion Region Approximation: but 0 Linear Saturation n+ n p
19 Modified (Bulk-Charge) I-V Model Linear Saturation Linear Linear 1 Bulk charge factor Typically Saturation Saturation
20 The Body Effect Note thatv T is a function ofv SB : where is the body effect parameter 1 2 When the source-body pnjunction is reverse-biased, V T is increased. Usually, we want to minimizeg so that I Dsat will be the same for all transistors in a circuit. 20
21 The Body Effect NAND A B V DD A B F A B 1 F 0 21
22 λ: Channel Length Modulation Parameter n+ n+ p ~
23 MOSFET: Small Signal Model 2 cut-off frequency:
24 Sub-Threshold Current
25 Sub-Threshold Current 1 Similarly: log ln ln 0 60 retrograde lowtemperature 0 25
26 P-Channel MOSFET The PMOSFET turns on when V GS < V T Holes flow from SOURCE to DRAIN DRAIN is biased at a lowerpotential than the SOURCE V S V G GATE V D P + P + N I D V DS < 0 I DS < 0 I DS increases with V GS -V T V DS (linear region) V B In a CMOS technology, the PMOS & NMOS threshold voltages are usually symmetric about 0, i.e. V Tp = -V Tn 26
27 PMOSFET I-V Saturation Linear 0 Linear bulk-charge factor Saturation
28 CMOS Inverter: Intuitive Perspective CIRCUIT SWITCH MODELS V DD V DD V DD G S R p D V OUT = 0V V OUT = V DD V IN D V OUT G S R n Low static power consumption, since one MOSFET is always off in steady state V IN = V DD V IN = 0V 28
29 Voltage Transfer Characteristic V OUT N: sat P: sat V DD V DD N: off P: lin C G S D N: sat P: lin V IN G D S V OUT A B D E N: lin P: sat 0 0 N: lin P: off V DD V IN 29
30 CMOS Inverter Load-Line Analysis I Dn =-I Dp V IN = V DD + V GSp V OUT = V DD + V DSp increasing V IN V IN = 0 V V IN = V DD V IN V DD V DSp =V OUT -V D + V OUT I Dn =-I Dp increasing V IN 0 0 V DSp = - V DD V DD V DSp = 0 V OUT =V DSn 30
31 Load-Line Analysis: Region A V DD I Dn =-I Dp V IN V Tn V IN V DSp =V OUT -V D + V OUT I Dn =-I Dp 0 0 V DD V OUT =V DSn 31
32 Load-Line Analysis: Region B I Dn =-I Dp V IN V DD V DSp =V OUT -V D + V OUT V DD /2 /2 > V IN > V Tn IN Tn I Dn =-I Dp 0 0 V DD V OUT =V DSn 32
33 Load-Line Analysis: Region D I Dn =-I Dp V DD DD V Tp > V IN > V DD /2 Tp IN DD V IN V DD V DSp =V OUT -V D + V OUT I Dn =-I Dp 0 0 V DD V OUT =V DSn 33
34 Load-Line Analysis: Region E V DD I Dn =-I Dp V IN > V DD V Tp V IN V DSp =V OUT -V D + V OUT I Dn =-I Dp 0 0 V DD V OUT =V DSn 34
35 MOSFET Scaling MOSFETs have been steadily miniaturized over time 1970s: ~ 10 mm Today: ~30 nm Reasons: Improved circuit operating speed Increased device density --> lower cost per function As MOSFET lateral dimensions (e.g. channel length L) are reduced: I Dsat increases decreased effective R gate and junction areas decrease decreased load C faster charging/discharging (i.e. t d is decreased) Intrinsic Delay 35
36 Velocity Saturation Velocity saturation limits I Dsat in sub-micron MOSFETS Simple model: 1 / Carrier velocity vs. electric field GaAs Si electrons holes / 8 10 for in Si 6 10 for in Si If : 1 36
37 MOSFET I-V with Velocity Saturation In linear region: MOSFET is Long channel if 1 1 Linear Saturation Long Channel 1.8, 3, 0.25, 45 µ eff =200 cm 2 V 1 s 1,m= 1 + 3T oxe /W T = 1.2 E sat = 2v sat / µ eff = V/cm Short Channel 37
38 I Dsat with Velocity Saturation In saturation region: Very short channel length: 2 is proportional to rather than is not dependent on To improve modern MOSFETs: high-k dielectric strained Si 38
39 Short- vs. Long-Channel NMOSFET Short-channel NMOSFET: I Dsat is proportional to V GS -V Tn rather than (V GS -V Tn ) 2 V Dsat is lower than for long-channel MOSFET Channel-length modulation is apparent 39
40 Velocity Overshoot When L is comparable to or less than the mean free path, some of the electrons travel through the channel without experiencing a single scattering event projectile-like motion ( ballistic transport ) 40
41 The Short Channel Effect (SCE) roll-off decreases with L Effect is exacerbated by high values of This effect is undesirable (i.e. we want to minimize it!) because circuit designers would like VT to be invariant with transistor dimensions and bias condition 41
42 Qualitative Explanation of SCE Before an inversion layer forms beneath the gate, the surface of the Si underneath the gate must be depleted (to a depth ) The source & drain pnjunctions assist in depleting the Si underneath the gate. Portions of the depletion charge in the channel region are balanced by charge in S/D regions, rather than by charge on the gate. Less gate charge is required to invert the semiconductor surface (i.e. decreases) n+ n+ 2 Large L: p depletion region Depletion charge supported by S/D Small L: 42
43 V T Roll-Off: First-Order Model n+ n+ 2 p Minimize by reducing reducing increasing (trade-offs: degraded, ) MOSFET vertical dimensions should be scaled along with horizontal dimensions! 43
44 MOSFET Scaling: Constant-Field Approach MOSFET dimensions and the operating voltage ( ) each are scaled by the same factor 1, so that the electric field remains unchanged. Original device Scaled device n+ n+ p / n+ n+ / / p 44
45 Constant-Field Scaling Benefits Scaling assumptions Derived scaling behavior of device parameters Derived scaling behavior of circuit parameters Parameter Device dimensions (,,, ) Doping concentration (, ) Voltage () Multiplication factor (k>1) 1 1 Electric field () 1 Carrier velocity () 1 Depletion-layerwidth ( ) 1 Capacitance ( ) 1 Inversion charge density ( ) 1 Current drift () 1 Channelresistance ( ) 1 Circuit delay time (~ ) 1 Power diss. per circuit (~) Power-delay product per circuit () 1 1 Circuitdensity ( 1 ) Power density ( ) 1 45
46 Failure of Constant-Field Scaling Since cannot be scaled down aggressively, the operating voltage ( ) has not been scaled down in proportion to the MOSFET channel length: Feature Size () Power-Supply Voltage () Gate Oxide Thickness () Oxide Field ( )
47 MOSFET Scaling: Generalized Approach Scaling assumptions Derived scaling behavior of device parameters Derived scaling behavior of circuit parameters Parameter Device dimensions (,,, ) Doping concentration (, ) Voltage () Electric field () Depletion-layerwidth ( ) Multiplicationfactor (k>1) 1 1 Capacitance ( ) 1 Inversion charge density ( ) Long ch. Vel Sat. Carrier velocity () 1 Current drift () Circuit delay time (~ ) 1 1 Power diss. per circuit (~) Power-delay product per circuit () Circuitdensity ( 1 ) Power density ( ) Electric field intensity increases by a factor 1 must be scaled up by to suppress shortchannel effects 47
48 Drain Induced Barrier Lowering (DIBL) As the source and drain get closer, they become electrostatically coupled, so that the drain bias can affect the potential barrier to carrier diffusion at the source junction V T decreases (i.e. OFF state leakage current increases) ln 3 Long Short 48
49 Punchthrough A large drain bias can cause the drain-junction depletion region to merge with the source-junction depletion region, forming a sub-surface path for current conduction. I Dsat increases rapidly with V DS This can be mitigated by doping the semiconductor more heavily in the subsurface region, i.e. using a retrograde doping profile. n+ n+ p 49
50 Source and Drain (S/D) Structure To minimize the short channel effect and DIBL, we want shallow (small r j ) S/D regions but the parasitic resistance of these regions increases when r j is reduced., where = resistivity of the S/D regions Shallow S/D extensions may be used to effectively reduce r j with a relatively small increase in parasitic resistance n+ n n n+ p
51 E - Field Distribution Along the Channel The lateral electric field peaks at the drain end of the channel. can be as high as 10 6 V/cm High E-field causes problems: Damage to oxide interface & bulk (trapped oxide charge V T shift) substrate current due to impact ionization:
52 Lightly Doped Drain (LDD) Structure Lower pn junction doping results in lower peak E-field Hot-carrier effects are reduced Parasitic resistance is increased
53 Parasitic Source-Drain Resistance G S R S R D D For short-channel MOSFET, I Dsat0 V GS V T, so that I Dsat is reduced by ~15% in a 0.1 mm MOSFET. V Dsat is increased tov Dsat0 +I Dsat (R S + R D ) 1
54 Summary: MOSFET OFF State vs. ON State OFF state ( ): is limited by the rate at which carriers diffuse across the source pn junction Minimum subthreshold swing S, and DIBL are issues ON state ( ): is limited by the rate at which carriers drift across the channel Punchthrough is of concern at high drain bias increases rapidly with Parasitic resistances reduce drive current source resistance reduces effective source & drain resistances & reduce effective 54
ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 2: Basic MOS Physics Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture Semiconductor
More informationNAME: Last First Signature
UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 130: IC Devices Spring 2003 FINAL EXAMINATION NAME: Last First Signature STUDENT
More informationUNIT-1 Fundamentals of Low Power VLSI Design
UNIT-1 Fundamentals of Low Power VLSI Design Need for Low Power Circuit Design: The increasing prominence of portable systems and the need to limit power consumption (and hence, heat dissipation) in very-high
More informationUNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences.
UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences Discussion #9 EE 05 Spring 2008 Prof. u MOSFETs The standard MOSFET structure is shown
More informationSub-Threshold Region Behavior of Long Channel MOSFET
Sub-threshold Region - So far, we have discussed the MOSFET behavior in linear region and saturation region - Sub-threshold region is refer to region where Vt is less than Vt - Sub-threshold region reflects
More informationConduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor
Conduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris,
More informationTopic 2. Basic MOS theory & SPICE simulation
Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris, Ch 2 & 5.1-5.3 Rabaey, Ch 3) URL: www.ee.ic.ac.uk/pcheung/
More informationConduction Characteristics of MOS Transistors (for fixed Vds) Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor
Conduction Characteristics of MOS Transistors (for fixed Vds) Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris,
More informationDepletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET
Ch. 13 MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor : I D D-mode E-mode V g The gate oxide is made of dielectric SiO 2 with e = 3.9 Depletion-mode operation ( 공핍형 ): Using an input gate voltage
More information8. Characteristics of Field Effect Transistor (MOSFET)
1 8. Characteristics of Field Effect Transistor (MOSFET) 8.1. Objectives The purpose of this experiment is to measure input and output characteristics of n-channel and p- channel field effect transistors
More informationSolid State Devices- Part- II. Module- IV
Solid State Devices- Part- II Module- IV MOS Capacitor Two terminal MOS device MOS = Metal- Oxide- Semiconductor MOS capacitor - the heart of the MOSFET The MOS capacitor is used to induce charge at the
More informationWhy Scaling? CPU speed Chip size R, C CPU can increase speed by reducing occupying area.
Why Scaling? Higher density : Integration of more transistors onto a smaller chip : reducing the occupying area and production cost Higher Performance : Higher current drive : smaller metal to metal capacitance
More informationLecture-45. MOS Field-Effect-Transistors Threshold voltage
Lecture-45 MOS Field-Effect-Transistors 7.4. Threshold voltage In this section we summarize the calculation of the threshold voltage and discuss the dependence of the threshold voltage on the bias applied
More informationECE 440 Lecture 39 : MOSFET-II
ECE 440 Lecture 39 : MOSFETII Class Outline: MOSFET Qualitative Effective Mobility MOSFET Quantitative Things you should know when you leave Key Questions How does a MOSFET work? Why does the channel mobility
More informationMicroelectronics Circuit Analysis and Design. MOS Capacitor Under Bias: Electric Field and Charge. Basic Structure of MOS Capacitor 9/25/2013
Microelectronics Circuit Analysis and Design Donald A. Neamen Chapter 3 The Field Effect Transistor In this chapter, we will: Study and understand the operation and characteristics of the various types
More informationCHAPTER 2 LITERATURE REVIEW
CHAPTER 2 LITERATURE REVIEW 2.1 Introduction of MOSFET The structure of the MOS field-effect transistor (MOSFET) has two regions of doping opposite that of the substrate, one at each edge of the MOS structure
More informationChannel Engineering for Submicron N-Channel MOSFET Based on TCAD Simulation
Australian Journal of Basic and Applied Sciences, 2(3): 406-411, 2008 ISSN 1991-8178 Channel Engineering for Submicron N-Channel MOSFET Based on TCAD Simulation 1 2 3 R. Muanghlua, N. Vittayakorn and A.
More informationSolid State Device Fundamentals
Solid State Device Fundamentals 4.4. Field Effect Transistor (MOSFET) ENS 463 Lecture Course by Alexander M. Zaitsev alexander.zaitsev@csi.cuny.edu Tel: 718 982 2812 4N101b 1 Field-effect transistor (FET)
More informationMOSFET & IC Basics - GATE Problems (Part - I)
MOSFET & IC Basics - GATE Problems (Part - I) 1. Channel current is reduced on application of a more positive voltage to the GATE of the depletion mode n channel MOSFET. (True/False) [GATE 1994: 1 Mark]
More informationMOSFET short channel effects
MOSFET short channel effects overview Five different short channel effects can be distinguished: velocity saturation drain induced barrier lowering (DIBL) impact ionization surface scattering hot electrons
More informationLecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and
Lecture 16: MOS Transistor models: Linear models, SPICE models Context In the last lecture, we discussed the MOS transistor, and added a correction due to the changing depletion region, called the body
More informationMicroelectronics Circuit Analysis and Design
Microelectronics Circuit Analysis and Design Donald A. Neamen Chapter 3 The Field Effect Transistor Neamen Microelectronics, 4e Chapter 3-1 In this chapter, we will: Study and understand the operation
More informationField-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;
Chapter 3 Field-Effect Transistors (FETs) 3.1 Introduction Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; The concept has been known
More informationMOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals.
MOSFET Terminals The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals. For an n-channel MOSFET, the SOURCE is biased at a lower potential (often
More informationEE301 Electronics I , Fall
EE301 Electronics I 2018-2019, Fall 1. Introduction to Microelectronics (1 Week/3 Hrs.) Introduction, Historical Background, Basic Consepts 2. Rewiev of Semiconductors (1 Week/3 Hrs.) Semiconductor materials
More informationLecture #29. Moore s Law
Lecture #29 ANNOUNCEMENTS HW#15 will be for extra credit Quiz #6 (Thursday 5/8) will include MOSFET C-V No late Projects will be accepted after Thursday 5/8 The last Coffee Hour will be held this Thursday
More informationINTERNATIONAL JOURNAL OF APPLIED ENGINEERING RESEARCH, DINDIGUL Volume 1, No 3, 2010
Low Power CMOS Inverter design at different Technologies Vijay Kumar Sharma 1, Surender Soni 2 1 Department of Electronics & Communication, College of Engineering, Teerthanker Mahaveer University, Moradabad
More informationFin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018
Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018 ECE 658 Sp 2018 Semiconductor Materials and Device Characterizations OUTLINE Background FinFET Future Roadmap Keeping up w/ Moore s Law
More informationproblem grade total
Fall 2005 6.012 Microelectronic Devices and Circuits Prof. J. A. del Alamo Name: Recitation: November 16, 2005 Quiz #2 problem grade 1 2 3 4 total General guidelines (please read carefully before starting):
More informationMOS Field Effect Transistors
MOS Field Effect Transistors A gate contact gate interconnect n polysilicon gate source contacts W active area (thin oxide area) polysilicon gate contact metal interconnect drain contacts A bulk contact
More informationWeek 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model
Week 9a OUTLINE MOSFET I vs. V GS characteristic Circuit models for the MOSFET resistive switch model small-signal model Reading Rabaey et al.: Chapter 3.3.2 Hambley: Chapter 12 (through 12.5); Section
More informationLecture 13. Metal Oxide Semiconductor Field Effect Transistor (MOSFET) MOSFET 1-1
Lecture 13 Metal Oxide Semiconductor Field Effect Transistor (MOSFET) MOSFET 1-1 Outline Continue MOSFET Qualitative Operation epletion-type MOSFET Characteristics Biasing Circuits and Examples Enhancement-type
More informationMOSFET Parasitic Elements
MOSFET Parasitic Elements Three MITs of the ay Components of the source resistance and their influence on g m and R d Gate-induced drain leakage (GIL) and its effect on lowest possible leakage current
More informationMOS Capacitance and Introduction to MOSFETs
ECE-305: Fall 2016 MOS Capacitance and Introduction to MOSFETs Professor Peter Bermel Electrical and Computer Engineering Purdue University, West Lafayette, IN USA pbermel@purdue.edu 11/4/2016 Pierret,
More informationLecture 15. Field Effect Transistor (FET) Wednesday 29/11/2017 MOSFET 1-1
Lecture 15 Field Effect Transistor (FET) Wednesday 29/11/2017 MOSFET 1-1 Outline MOSFET transistors Introduction to MOSFET MOSFET Types epletion-type MOSFET Characteristics Comparison between JFET and
More informationFUNDAMENTALS OF MODERN VLSI DEVICES
19-13- FUNDAMENTALS OF MODERN VLSI DEVICES YUAN TAUR TAK H. MING CAMBRIDGE UNIVERSITY PRESS Physical Constants and Unit Conversions List of Symbols Preface page xi xiii xxi 1 INTRODUCTION I 1.1 Evolution
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 MOS Transistor Theory Study conducting channel between
More informationSource/Drain Parasitic Resistance Role and Electric Coupling Effect in Sub 50 nm MOSFET Design
Source/Drain Parasitic Resistance Role and Electric Coupling Effect in Sub 50 nm MOSFET Design 9/25/2002 Jun Yuan, Peter M. Zeitzoff*, and Jason C.S. Woo Department of Electrical Engineering University
More informationI E I C since I B is very small
Figure 2: Symbols and nomenclature of a (a) npn and (b) pnp transistor. The BJT consists of three regions, emitter, base, and collector. The emitter and collector are usually of one type of doping, while
More informationCMOS VLSI Design M.Tech. First semester VTU
CMOS VLSI Design M.Tech. First semester VTU Introduction The present chapter first develops the fundamental physical characteristics of the MOS transistor, in which the electrical currents and voltages
More informationMicroelectronics, BSc course
Microelectronics, BSc course MOS circuits: CMOS circuits, construction http://www.eet.bme.hu/~poppe/miel/en/14-cmos.pptx http://www.eet.bme.hu The abstraction level of our study: SYSTEM + MODULE GATE CIRCUIT
More informationDesign cycle for MEMS
Design cycle for MEMS Design cycle for ICs IC Process Selection nmos CMOS BiCMOS ECL for logic for I/O and driver circuit for critical high speed parts of the system The Real Estate of a Wafer MOS Transistor
More informationEE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)
EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 7-1 Simplest Model of MOSFET (from EE16B) 7-2 CMOS Inverter 7-3 CMOS NAND
More informationECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline:
ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline: Metal-Semiconductor Junctions MOSFET Basic Operation MOS Capacitor Things you should know when you leave Key Questions What is the
More informationLecture 4. MOS transistor theory
Lecture 4 MOS transistor theory 1.7 Introduction: A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain is modulated by a voltage
More information6.012 Microelectronic Devices and Circuits
Page 1 of 13 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Microelectronic Devices and Circuits Final Eam Closed Book: Formula sheet provided;
More informationMOS TRANSISTOR THEORY
MOS TRANSISTOR THEORY Introduction A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain is modulated by a voltage applied to the
More informationLecture 16. Complementary metal oxide semiconductor (CMOS) CMOS 1-1
Lecture 16 Complementary metal oxide semiconductor (CMOS) CMOS 1-1 Outline Complementary metal oxide semiconductor (CMOS) Inverting circuit Properties Operating points Propagation delay Power dissipation
More informationChapter 2 : Semiconductor Materials & Devices (II) Feb
Chapter 2 : Semiconductor Materials & Devices (II) 1 Reference 1. SemiconductorManufacturing Technology: Michael Quirk and Julian Serda (2001) 3. Microelectronic Circuits (5/e): Sedra & Smith (2004) 4.
More informationFuture MOSFET Devices using high-k (TiO 2 ) dielectric
Future MOSFET Devices using high-k (TiO 2 ) dielectric Prerna Guru Jambheshwar University, G.J.U.S. & T., Hisar, Haryana, India, prernaa.29@gmail.com Abstract: In this paper, an 80nm NMOS with high-k (TiO
More informationWeek 7: Common-Collector Amplifier, MOS Field Effect Transistor
EE 2110A Electronic Circuits Week 7: Common-Collector Amplifier, MOS Field Effect Transistor ecture 07-1 Topics to coer Common-Collector Amplifier MOS Field Effect Transistor Physical Operation and I-V
More informationSemiconductor TCAD Tools
Device Design Consideration for Nanoscale MOSFET Using Semiconductor TCAD Tools Teoh Chin Hong and Razali Ismail Department of Microelectronics and Computer Engineering, Universiti Teknologi Malaysia,
More informationEEC 216 Lecture #8: Leakage. Rajeevan Amirtharajah University of California, Davis
EEC 216 Lecture #8: Leakage Rajeevan Amirtharajah University of California, Davis Outline Announcements Review: Low Power Interconnect Finish Lecture 7 Leakage Mechanisms Circuit Styles for Low Leakage
More informationDevice Technologies. Yau - 1
Device Technologies Yau - 1 Objectives After studying the material in this chapter, you will be able to: 1. Identify differences between analog and digital devices and passive and active components. Explain
More informationCPE/EE 427, CPE 527 VLSI Design I CMOS Inverter. CMOS Inverter: A First Look
CPE/EE 427, CPE 527 VLSI Design I CMOS Inverter Department of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic CMOS Inverter: A First Look C L 9/11/26 VLSI
More informationLearning Outcomes. Spiral 2-6. Current, Voltage, & Resistors DIODES
26.1 26.2 Learning Outcomes Spiral 26 Semiconductor Material MOS Theory I underst why a diode conducts current under forward bias but does not under reverse bias I underst the three modes of operation
More informationThree Terminal Devices
Three Terminal Devices - field effect transistor (FET) - bipolar junction transistor (BJT) - foundation on which modern electronics is built - active devices - devices described completely by considering
More informationField Effect Transistor (FET) FET 1-1
Field Effect Transistor (FET) FET 1-1 Outline MOSFET transistors ntroduction to MOSFET MOSFET Types epletion-type MOSFET Characteristics Biasing Circuits and Examples Comparison between JFET and epletion-type
More informationEECE 481. MOS Basics Lecture 2
EECE 481 MOS Basics Lecture 2 Reza Molavi Dept. of ECE University of British Columbia reza@ece.ubc.ca Slides Courtesy : Dr. Res Saleh (UBC), Dr. D. Sengupta (AMD), Dr. B. Razavi (UCLA) 1 PN Junction and
More informationINTRODUCTION: Basic operating principle of a MOSFET:
INTRODUCTION: Along with the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available whose Gate input is electrically insulated from the main current carrying
More informationLecture 24 - The Si surface and the Metal-Oxide-Semiconductor Structure (cont.) The Long Metal-Oxide-Semiconductor Field-Effect Transistor
6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 24-1 Lecture 24 - The Si surface and the Metal-Oxide-Semiconductor Structure (cont.) The Long Metal-Oxide-Semiconductor Field-Effect
More informationFET(Field Effect Transistor)
Field Effect Transistor: Construction and Characteristic of JFETs. Transfer Characteristic. CS,CD,CG amplifier and analysis of CS amplifier MOSFET (Depletion and Enhancement) Type, Transfer Characteristic,
More informationSemiconductor Physics and Devices
Metal-Semiconductor and Semiconductor Heterojunctions The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is one of two major types of transistors. The MOSFET is used in digital circuit, because
More informationLecture 33 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 30, 2007
6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 33-1 Lecture 33 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 30, 2007 Contents: 1. MOSFET scaling
More informationUNIT-VI FIELD EFFECT TRANSISTOR. 1. Explain about the Field Effect Transistor and also mention types of FET s.
UNIT-I FIELD EFFECT TRANSISTOR 1. Explain about the Field Effect Transistor and also mention types of FET s. The Field Effect Transistor, or simply FET however, uses the voltage that is applied to their
More informationMOSFET FUNDAMENTALS OPERATION & MODELING
MOSFET FUNDAMENTALS OPERATION & MODELING MOSFET MODELING AND OPERATION MOSFET Fundamentals MOSFET Physical Structure and Operation MOSFET Large Signal I-V Characteristics Subthreshold Triode Saturation
More informationINTRODUCTION TO MOS TECHNOLOGY
INTRODUCTION TO MOS TECHNOLOGY 1. The MOS transistor The most basic element in the design of a large scale integrated circuit is the transistor. For the processes we will discuss, the type of transistor
More information3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET)
3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET) Pei W. Ding, Kristel Fobelets Department of Electrical Engineering, Imperial College London, U.K. J. E. Velazquez-Perez
More informationUNIT 3: FIELD EFFECT TRANSISTORS
FIELD EFFECT TRANSISTOR: UNIT 3: FIELD EFFECT TRANSISTORS The field effect transistor is a semiconductor device, which depends for its operation on the control of current by an electric field. There are
More informationAdvanced MOSFET Basics. Dr. Lynn Fuller
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Advanced MOSFET Basics Dr. Lynn Fuller Webpage: http://people.rit.edu/lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035
More informationDrive performance of an asymmetric MOSFET structure: the peak device
MEJ 499 Microelectronics Journal Microelectronics Journal 30 (1999) 229 233 Drive performance of an asymmetric MOSFET structure: the peak device M. Stockinger a, *, A. Wild b, S. Selberherr c a Institute
More informationDigital Electronics. By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology
K. N. Toosi University of Technology Chapter 7. Field-Effect Transistors By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology http://wp.kntu.ac.ir/faradji/digitalelectronics.htm
More information3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013
3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013 Dummy Gate-Assisted n-mosfet Layout for a Radiation-Tolerant Integrated Circuit Min Su Lee and Hee Chul Lee Abstract A dummy gate-assisted
More informationAnalog Performance of Scaled Bulk and SOI MOSFETs
Analog Performance of Scaled and SOI MOSFETs Sushant S. Suryagandh, Mayank Garg, M. Gupta, Jason C.S. Woo Department. of Electrical Engineering University of California, Los Angeles CA 99, USA. woo@icsl.ucla.edu
More informationOptimization of Threshold Voltage for 65nm PMOS Transistor using Silvaco TCAD Tools
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 6, Issue 1 (May. - Jun. 2013), PP 62-67 Optimization of Threshold Voltage for 65nm PMOS Transistor
More informationECE 340 Lecture 40 : MOSFET I
ECE 340 Lecture 40 : MOSFET I Class Outline: MOS Capacitance-Voltage Analysis MOSFET - Output Characteristics MOSFET - Transfer Characteristics Things you should know when you leave Key Questions How do
More information4.1 Device Structure and Physical Operation
10/12/2004 4_1 Device Structure and Physical Operation blank.doc 1/2 4.1 Device Structure and Physical Operation Reading Assignment: pp. 235-248 Chapter 4 covers Field Effect Transistors ( ) Specifically,
More informationSCALING AND NUMERICAL SIMULATION ANALYSIS OF 50nm MOSFET INCORPORATING DIELECTRIC POCKET (DP-MOSFET)
SCALING AND NUMERICAL SIMULATION ANALYSIS OF 50nm MOSFET INCORPORATING DIELECTRIC POCKET (DP-MOSFET) Zul Atfyi Fauzan M. N., Ismail Saad and Razali Ismail Faculty of Electrical Engineering, Universiti
More information6. LDD Design Tradeoffs on Latch-Up and Degradation in SOI MOSFET
110 6. LDD Design Tradeoffs on Latch-Up and Degradation in SOI MOSFET An experimental study has been conducted on the design of fully depleted accumulation mode SOI (SIMOX) MOSFET with regard to hot carrier
More informationOrganic Electronics. Information: Information: 0331a/ 0442/
Organic Electronics (Course Number 300442 ) Spring 2006 Organic Field Effect Transistors Instructor: Dr. Dietmar Knipp Information: Information: http://www.faculty.iubremen.de/course/c30 http://www.faculty.iubremen.de/course/c30
More information4: Transistors Non idealities
4: Transistors Non idealities Inversion Major cause of non-idealities/complexities: Who controls channel (and how)? Large Body(Substrate) Source Voltage V G V SB - - - - - - - - n+ n+ - - - - - - - - -
More informationMSE 410/ECE 340: Electrical Properties of Materials Fall 2016 Micron School of Materials Science and Engineering Boise State University
MSE 410/ECE 340: Electrical Properties of Materials Fall 2016 Micron School of Materials Science and Engineering Boise State University Practice Final Exam 1 Read the questions carefully Label all figures
More informationECEN325: Electronics Summer 2018
ECEN325: Electronics Summer 2018 Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET) Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Reading H5 due today Exam 2 on
More informationBJT Amplifier. Superposition principle (linear amplifier)
BJT Amplifier Two types analysis DC analysis Applied DC voltage source AC analysis Time varying signal source Superposition principle (linear amplifier) The response of a linear amplifier circuit excited
More informationAlternative Channel Materials for MOSFET Scaling Below 10nm
Alternative Channel Materials for MOSFET Scaling Below 10nm Doug Barlage Electrical Requirements of Channel Mark Johnson Challenges With Material Synthesis Introduction Outline Challenges with scaling
More informationMOSFET in ON State (V GS > V TH )
ndian nstitute of Technology Jodhpur, Year 08 Analog Electronics (ourse ode: EE34) ecture 8 9: MOSFETs, Biasing ourse nstructor: Shree Prakash Tiwari Email: sptiwari@iitj.ac.in Webpage: http://home.iitj.ac.in/~sptiwari/
More information97.398*, Physical Electronics, Lecture 21. MOSFET Operation
97.398*, Physical Electronics, Lecture 21 MOSFET Operation Lecture Outline Last lecture examined the MOSFET structure and required processing steps Now move on to basic MOSFET operation, some of which
More informationMTLE-6120: Advanced Electronic Properties of Materials. Semiconductor transistors for logic and memory. Reading: Kasap
MTLE-6120: Advanced Electronic Properties of Materials 1 Semiconductor transistors for logic and memory Reading: Kasap 6.6-6.8 Vacuum tube diodes 2 Thermionic emission from cathode Electrons collected
More informationChapter 6: Field-Effect Transistors
Chapter 6: Field-Effect Transistors Islamic University of Gaza Dr. Talal Skaik MOSFETs MOSFETs have characteristics similar to JFETs and additional characteristics that make then very useful. There are
More informationMEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I
MEASUREMENT AND INSTRUMENTATION STUDY NOTES The MOSFET The MOSFET Metal Oxide FET UNIT-I As well as the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available
More informationECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices
ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices Christopher Batten School of Electrical and Computer Engineering Cornell University http://www.csl.cornell.edu/courses/ece5950 Simple Transistor
More informationDesign and Analysis of Double Gate MOSFET Devices using High-k Dielectric
International Journal of Electrical Engineering. ISSN 0974-2158 Volume 7, Number 1 (2014), pp. 53-60 International Research Publication House http://www.irphouse.com Design and Analysis of Double Gate
More informationSKP Engineering College
SKP Engineering College Tiruvannamalai 606611 A Course Material on VLSI Design N.Anbuselvan Assistant Professor Electronics and Communication Engineering Department By Electronics and Communication Engineering
More informationSimulation of MOSFETs, BJTs and JFETs. At and Near the Pinch-off Region. Xuan Yang
Simulation of MOSFETs, BJTs and JFETs At and Near the Pinch-off Region by Xuan Yang A Thesis Presented in Partial Fulfillment of the Requirements for the Degree Master of Science Approved November 2011
More informationPerformance investigations of novel dual-material gate (DMG) MOSFET with dielectric pockets (DP)
Science in China Series E: Technological Sciences 2009 SCIENCE IN CHINA PRESS www.scichina.com tech.scichina.com Performance investigations of novel dual-material gate (DMG) MOSFET with dielectric pockets
More informationIntroduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)
Microelectronic Circuits Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Slide 1 MOSFET Construction MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Slide 2
More informationUNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press
UNIT-1 Bipolar Junction Transistors Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press Figure 6.1 A simplified structure of the npn transistor. Microelectronic Circuits, Sixth
More informationShorthand Notation for NMOS and PMOS Transistors
Shorthand Notation for NMOS and PMOS Transistors Terminal Voltages Mode of operation depends on V g, V d, V s V gs = V g V s V gd = V g V d V ds = V d V s = V gs - V gd Source and drain are symmetric diffusion
More information55:041 Electronic Circuits
55:041 Electronic Circuits Mosfet Review Sections of Chapter 3 &4 A. Kruger Mosfet Review, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width 1 10-6 m or less Thickness 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor
More informationTunneling Field Effect Transistors for Low Power ULSI
Tunneling Field Effect Transistors for Low Power ULSI Byung-Gook Park Inter-university Semiconductor Research Center and School of Electrical and Computer Engineering Seoul National University Outline
More information