CPE/EE 427, CPE 527 VLSI Design I CMOS Inverter. CMOS Inverter: A First Look
|
|
- Kristian Newton
- 6 years ago
- Views:
Transcription
1 CPE/EE 427, CPE 527 VLSI Design I CMOS Inverter Department of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic CMOS Inverter: A First Look C L 9/11/26 VLSI Design I; A. Milenkovic 2 VLSI Design I; A. Milenkovic 1
2 CMOS Inverter: Steady State Response V OL = V OH = V M = f(r n, R p ) R p = 1 = R n = = 9/11/26 VLSI Design I; A. Milenkovic 3 CMOS Properties Full rail-to-rail swing high noise margins Logic levels not dependent upon the relative device sizes transistors can be minimum size ratioless Always a path to V dd or GND in steady state low output impedance (output resistance in kω range) large fan-out (albeit with degraded performance) Extremely high input resistance (gate of MOS transistor is near perfect insulator) nearly zero steady-state input current No direct path steady-state between power and ground no static power dissipation Propagation delay function of load capacitance and resistance of transistors 9/11/26 VLSI Design I; A. Milenkovic 4 VLSI Design I; A. Milenkovic 2
3 Short Channel I-V Plot (NMOS) I D (A) X 1-4 V GS = 2.5V V GS = 2.V V GS = 1.5V V GS = 1.V Linear dependence V DS (V) NMOS transistor,.25um, L d =.25um, W/L = 1.5, = 2.5V, V T =.4V 9/11/26 VLSI Design I; A. Milenkovic 5 Short Channel I-V Plot (PMOS) All polarities of all voltages and currents are reversed -2 V DS (V) -1 V GS = -1.V -.2 V GS = -1.5V V GS = -2.V I D (A) -.8 V GS = -2.5V -1 X 1-4 PMOS transistor,.25um, L d =.25um, W/L = 1.5, = 2.5V, V T = -.4V 9/11/26 VLSI Design I; A. Milenkovic 6 VLSI Design I; A. Milenkovic 3
4 nmos Operation Cutoff V gsn < Linear V gsn > V dsn < Saturated V gsn > V dsn > I dsp 9/11/26 VLSI Design I; A. Milenkovic 7 nmos Operation Cutoff V gsn < V tn Linear V gsn > V tn Saturated V gsn > V tn V dsn < V gsn V tn V dsn > V gsn V tn I dsp 9/11/26 VLSI Design I; A. Milenkovic 8 VLSI Design I; A. Milenkovic 4
5 nmos Operation Cutoff V gsn < V tn Linear V gsn > V tn Saturated V gsn > V tn V dsn < V gsn V tn V dsn > V gsn V tn V gsn = I dsp V dsn = 9/11/26 VLSI Design I; A. Milenkovic 9 nmos Operation Cutoff V gsn < V tn < V tn Linear V gsn > V tn > V tn V dsn < V gsn V tn < -V tn Saturated V gsn > V tn > V tn V dsn > V gsn V tn > -V tn V gsn = I dsp V dsn = 9/11/26 VLSI Design I; A. Milenkovic 1 VLSI Design I; A. Milenkovic 5
6 pmos Operation Cutoff V gsp > Linear V gsp < V dsp > Saturated V gsp < V dsp < I dsp 9/11/26 VLSI Design I; A. Milenkovic 11 pmos Operation Cutoff V gsp > V tp Linear V gsp < V tp Saturated V gsp < V tp V dsp > V gsp V tp V dsp < V gsp V tp I dsp 9/11/26 VLSI Design I; A. Milenkovic 12 VLSI Design I; A. Milenkovic 6
7 pmos Operation Cutoff V gsp > V tp Linear V gsp < V tp Saturated V gsp < V tp V dsp > V gsp V tp V dsp < V gsp V tp V gsp = - V tp < V dsp = - I dsp 9/11/26 VLSI Design I; A. Milenkovic 13 pmos Operation Cutoff V gsp > V tp > + V tp Linear V gsp < V tp < + V tp V dsp > V gsp V tp > -V tp Saturated V gsp < V tp < + V tp V dsp < V gsp V tp < -V tp V gsp = - V tp < V dsp = - I dsp 9/11/26 VLSI Design I; A. Milenkovic 14 VLSI Design I; A. Milenkovic 7
8 I-V Characteristics Make pmos is wider than nmos such that β n = β p V gsn5 V gsn4 V gsp1 V gsp2 - -V dsp V gsn3 V gsn2 V gsn1 V gsp3 V dsn V gsp4 -I dsp V gsp5 9/11/26 VLSI Design I; A. Milenkovic 15 Current vs., 5, I dsp /11/26 VLSI Design I; A. Milenkovic 16 VLSI Design I; A. Milenkovic 8
9 Load Line Analysis =, I dsp 9/11/26 VLSI Design I; A. Milenkovic 17 Load Line Analysis =.2, I dsp 1 1 9/11/26 VLSI Design I; A. Milenkovic 18 VLSI Design I; A. Milenkovic 9
10 Load Line Analysis =.4, I dsp 2 2 9/11/26 VLSI Design I; A. Milenkovic 19 Load Line Analysis =.6, I dsp 3 3 9/11/26 VLSI Design I; A. Milenkovic 2 VLSI Design I; A. Milenkovic 1
11 Load Line Analysis =.8, I dsp 4 4 9/11/26 VLSI Design I; A. Milenkovic 21 Load Line Analysis = 5, I dsp /11/26 VLSI Design I; A. Milenkovic 22 VLSI Design I; A. Milenkovic 11
12 Load Line Summary 5, I dsp /11/26 VLSI Design I; A. Milenkovic 23 DC Transfer Curve Transcribe points onto vs. plot 5 A B 1 4 C D E V tn /2 +V tp 9/11/26 VLSI Design I; A. Milenkovic 24 VLSI Design I; A. Milenkovic 12
13 CMOS Inverter Load Lines PMOS = V X 1-4 NMOS = 2.5V I Dn (A) =.5V = 1.V = 2V.5 = 1.5V = 2.V V = 1.5V in = 1V = 2.5V (V) = 2.V = 1.5V =.5V = 1.V =.5V = V.25um, W/L n = 1.5, W/L p = 4.5, = 2.5V, V Tn =.4V, V Tp = -.4V 9/11/26 VLSI Design I; A. Milenkovic 25 CMOS Inverter VTC (V) (V) 9/11/26 VLSI Design I; A. Milenkovic 26 VLSI Design I; A. Milenkovic 13
14 Operating Regions Revisit transistor operating regions Region A B C D E nmos pmos A B C D E V tn /2 +V tp 9/11/26 VLSI Design I; A. Milenkovic 27 CMOS Inverter VTC NMOS off PMOS res NMOS sat PMOS res (V) NMOS sat PMOS sat.5 NMOS res PMOS sat NMOS res PMOS off (V) 9/11/26 VLSI Design I; A. Milenkovic 28 VLSI Design I; A. Milenkovic 14
15 Beta Ratio If β p / β n 1, switching point will move from /2 Called skewed gate Other gates: collapse into equivalent inverter β p.1 β = n β p 1 β = n /11/26 VLSI Design I; A. Milenkovic 29 Noise Margins How much noise can a gate input see before it does not recognize the input? Logical High Output Range Output Characteristics V OH NM H V IH V IL Input Characteristics Indeterminate Region Logical High Input Range Logical Low Output Range V OL NM L GND Logical Low Input Range 9/11/26 VLSI Design I; A. Milenkovic 3 VLSI Design I; A. Milenkovic 15
16 Logic Levels To maximize noise margins, select logic levels at β p /β n > 1 9/11/26 VLSI Design I; A. Milenkovic 31 Logic Levels To maximize noise margins, select logic levels at unity gain point of DC transfer characteristic Unity Gain Points Slope = -1 V OH β p /β n > 1 V OL V tn V IL V IH - V tp 9/11/26 VLSI Design I; A. Milenkovic 32 VLSI Design I; A. Milenkovic 16
17 CMOS Inverter: Switch Model of Dynamic Behavior R p C L R n C L = = 9/11/26 VLSI Design I; A. Milenkovic 33 CMOS Inverter: Switch Model of Dynamic Behavior R p C L R n C L = = Gate response time is determined by the time to charge C L through R p (discharge C L through R n ) 9/11/26 VLSI Design I; A. Milenkovic 34 VLSI Design I; A. Milenkovic 17
18 Relative Transistor Sizing When designing static CMOS circuits, balance the driving strengths of the transistors by making the PMOS section wider than the NMOS section to maximize the noise margins and obtain symmetrical characteristics 9/11/26 VLSI Design I; A. Milenkovic 35 Switching Threshold V M where = (both PMOS and NMOS in saturation since V DS = V GS ) V M r /(1 + r) where r = k p V DSATp /k n V DSATn Switching threshold set by the ratio r, which compares the relative driving strengths of the PMOS and NMOS transistors Want V M = /2 (to have comparable high and low noise margins), so want r 1 (W/L) p k n V DSATn (V M -V Tn -V DSATn /2) = (W/L) n k p V DSATp ( -V M +V Tp +V DSATp /2) 9/11/26 VLSI Design I; A. Milenkovic 36 VLSI Design I; A. Milenkovic 18
19 Switch Threshold Example In our generic.25 micron CMOS process, using the process parameters from slide L3.25, a = 2.5V, and a minimum size NMOS device ((W/L) n of 1.5) NMOS PMOS V T (V) γ(v.5 ) V DSAT (V).63-1 k (A/V 2 ) 115 x x 1-6 λ(v -1 ) (W/L) p (W/L) n = 9/11/26 VLSI Design I; A. Milenkovic 37 Switch Threshold Example In our generic.25 micron CMOS process, using the process parameters, a = 2.5V, and a minimum size NMOS device ((W/L) n of 1.5) NMOS PMOS V T (V) γ(v.5 ) V DSAT (V).63-1 k (A/V 2 ) 115 x x 1-6 λ(v -1 ) (W/L) p 115 x ( /2) = x x = 3.5 (W/L) n -3 x ( /2) (W/L) p = 3.5 x 1.5 = 5.25 for a V M of 1.25V 9/11/26 VLSI Design I; A. Milenkovic 38 VLSI Design I; A. Milenkovic 19
20 Simulated Inverter V M V M (V) ~ (W/L) p /(W/L) n Note: x-axis is semilog V M is relatively insensitive to variations in device ratio setting the ratio to 3, 2.5 and 2 gives V M s of 1.22V, 1.18V, and 1.13V Increasing the width of the PMOS moves V M towards Increasing the width of the NMOS moves V M toward GND 9/11/26 VLSI Design I; A. Milenkovic 39 Noise Margins Determining V IH and V IL 3 By definition, V IH and V IL are where d /d = -1 (= gain) V OH = 2 1 V OL = GND VIL V M A piece-wise linear approximation of VTC VIH NM H = -V IH NM L = V IL -GND Approximating: V IH = V M -V M /g V IL = V M + ( -V M )/g So high gain in the transition region is very desirable 9/11/26 VLSI Design I; A. Milenkovic 4 VLSI Design I; A. Milenkovic 2
21 (V) CMOS Inverter VTC from Simulation (V).25um, (W/L) p /(W/L) n = 3.4 (W/L) n = 1.5 (min size) = 2.5V V M 1.25V, g = V IL = 1.2V, V IH = 1.3V NM L = NM H = 1.2 (actual values are V IL = 1.3V, V IH = 1.45V NM L = 1.3V & NM H = 1.5V) Output resistance low-output = 2.4kΩ high-output = 3.3kΩ 9/11/26 VLSI Design I; A. Milenkovic 41 Gain Determinates gain Gain is a strong function of the slopes of the currents in the saturation region, for = V M (1+r) g (V M -V Tn -V DSATn /2)(λ n - λ p ) Determined by technology parameters, especially channel length modulation (λ). Only designer influence through supply voltage and V M (transistor sizing). 9/11/26 VLSI Design I; A. Milenkovic 42 VLSI Design I; A. Milenkovic 21
22 Impact of Process Variation on VTC Curve (V) Bad PMOS Good NMOS Good PMOS Bad NMOS Nominal (V) process variations (mostly) cause a shift in the switching threshold 9/11/26 VLSI Design I; A. Milenkovic 43 Scaling the Supply Voltage (V) (V) Device threshold voltages are kept (virtually) constant (V) /11/26 VLSI Design I; A. Milenkovic Gain=-1 (V) Device threshold voltages are kept (virtually) constant VLSI Design I; A. Milenkovic 22
Lecture 16. Complementary metal oxide semiconductor (CMOS) CMOS 1-1
Lecture 16 Complementary metal oxide semiconductor (CMOS) CMOS 1-1 Outline Complementary metal oxide semiconductor (CMOS) Inverting circuit Properties Operating points Propagation delay Power dissipation
More information5. CMOS Gates: DC and Transient Behavior
5. CMOS Gates: DC and Transient Behavior Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 September 18, 2017 ECE Department, University
More informationECE520 VLSI Design. Lecture 5: Basic CMOS Inverter. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 5: Basic CMOS Inverter Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture
More informationEEC 118 Lecture #11: CMOS Design Guidelines Alternative Static Logic Families
EEC 118 Lecture #11: CMOS Design Guidelines Alternative Static Logic Families Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Homework 5 this week Lab
More informationLecture 13 - Digital Circuits (II) MOS Inverter Circuits. October 25, 2005
6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 13-1 Lecture 13 - Digital Circuits (II) MOS Inverter Circuits October 25, 25 Contents: 1. NMOS inverter with resistor pull-up (cont.) 2. NMOS
More informationDigital Electronics. Assign 1 and 0 to a range of voltage (or current), with a separation that minimizes a transition region. Positive Logic.
Digital Electronics Assign 1 and 0 to a range of voltage (or current), with a separation that minimizes a transition region Positive Logic Logic 1 Negative Logic Logic 0 Voltage Transition Region Transition
More informationEE 40. Midterm 3. November 14, 2002
Lab TA: Dan Bart Nir Konrad Yu Ching EE 40 Midterm 3 November 14, 2002 PLEASE WRITE YOUR NAME ON EACH ATTACHED PAGE PLEASE SHOW YOUR WORK TO RECEIVE PARTIAL CREDIT Problem 1: 10 Points Possible Problem
More informationChapter 6 DIFFERENT TYPES OF LOGIC GATES
Chapter 6 DIFFERENT TYPES OF LOGIC GATES Lesson 9 CMOS gates Ch06L9-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2 Outline CMOS (n-channel based MOSFETs based circuit) CMOS Features
More informationEXPERIMENT 4 CMOS Inverter and Logic Gates
İzmir University of Economics EEE 332 Digital Electronics Lab A. Background EXPERIMENT 4 CMOS Inverter and Logic Gates CMOS (Complementary MOS) technology uses tarnsistors together with transistors to
More informationWritten Examination on. Wednesday October 17, 2007,
Written Examination on Wednesday October 17, 2007, 08.00-12.00 The textbook and a calculator are allowed on the examination 1. The following logical function is given Q= AB( CD+ CE) + F a. Draw the schematic
More informationVLSI Design I; A. Milenkovic 1
CPE/EE 427, CPE 527 VLSI Design I L02: Design Metrics Department of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic ( www.ece.uah.edu/~milenka ) www.ece.uah.edu/~milenka/cpe527-03f
More informationThe CMOS Inverter. Lecture 3a Static properties (VTC and noise margins)
The CMOS Inverter Lecture 3a Static properties (VTC and noise margins) Why so much about inverters? The current that any CMOS logic gate can deliver or sink can be calculated from equivalent inverter!
More informationDigital circuits. Bởi: Sy Hien Dinh
Digital circuits Bởi: Sy Hien Dinh This module presents the basic concepts of MOSFET digital logic circuits. We will examine NMOS logic circuits, which contain only n-channel transistors, and complementary
More informationGeneral Structure of MOS Inverter
General Structure of MOS Inverter Load V i Drive Department of Microelectronics and omputer Science, TUL Digital MOS ircuits Families Digital MOS ircuits PMOS NMOS MOS BiMOS Depletion mode load Enhancement
More informationSession 10: Solid State Physics MOSFET
Session 10: Solid State Physics MOSFET 1 Outline A B C D E F G H I J 2 MOSCap MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor: Al (metal) SiO2 (oxide) High k ~0.1 ~5 A SiO2 A n+ n+ p-type Si (bulk)
More informationDigital Integrated Circuits EECS 312
14 12 10 8 6 Fujitsu VP2000 IBM 3090S Pulsar 4 IBM 3090 IBM RY6 CDC Cyber 205 IBM 4381 IBM RY4 2 IBM 3081 Apache Fujitsu M380 IBM 370 Merced IBM 360 IBM 3033 Vacuum Pentium II(DSIP) 0 1950 1960 1970 1980
More informationLecture 11 Digital Circuits (I) THE INVERTER
Lecture 11 Digital Circuits (I) THE INVERTER Outline Introduction to digital circuits The inverter NMOS inverter with resistor pull-up Reading Assignment: Howe and Sodini; Chapter 5, Sections 5.1-5.3 6.12
More informationLecture 4. The CMOS Inverter. DC Transfer Curve: Load line. DC Operation: Voltage Transfer Characteristic. Noise in Digital Integrated Circuits
Noise in Digital Integrated Circuits Lecture 4 The CMOS Inverter i(t) v(t) V DD Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail:
More informationI. Digital Integrated Circuits - Logic Concepts
I. Digital Integrated Circuits - Logic Concepts. Logic Fundamentals: binary mathematics: only operate on and (oolean algebra) simplest function -- inversion = symbol for the inverter INPUT OUTPUT EECS
More informationLecture 11 Circuits numériques (I) L'inverseur
Lecture 11 Circuits numériques (I) L'inverseur Outline Introduction to digital circuits The inverter NMOS inverter with resistor pull-up 6.12 Spring 24 Lecture 11 1 1. Introduction to digital circuits:
More informationBasic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair,
Basic Circuits Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair, CCS - Basic Circuits P. Fischer, ZITI, Uni Heidelberg, Seite 1 Reminder: Effect of Transistor Sizes Very crude classification:
More informationDigital Electronics Part II - Circuits
Digital Electronics Part II - Circuits Dr. I. J. Wassell Gates from Transistors 1 Introduction Logic circuits are non-linear, consequently we will introduce a graphical technique for analysing such circuits
More informationDigital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo
Digital Integrated Circuits Designing Combinational Logic Circuits Fuyuzhuo Introduction Digital IC Ratioed Logic Introduction Digital IC EE141 2 Ratioed Logic design Basic concept Resistive load Depletion
More informationReading. Lecture 17: MOS transistors digital. Context. Digital techniques:
Reading Lecture 17: MOS transistors digital Today we are going to look at the analog characteristics of simple digital devices, 5. 5.4 And following the midterm, we will cover PN diodes again in forward
More informationDigital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo
Digital Integrated Circuits Designing Combinational Logic Circuits Fuyuzhuo Introduction Digital IC Combinational vs. Sequential Logic In Combinational Logic Circuit Out In Combinational Logic Circuit
More informationEECE2412 Final Exam. with Solutions
EECE2412 Final Exam with Solutions Prof. Charles A. DiMarzio Department of Electrical and Computer Engineering Northeastern University Fall Semester 2010 My file 11480/exams/final General Instructions:
More informationEE 42/100 Lecture 23: CMOS Transistors and Logic Gates. Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 23 p. 1/16 EE 42/100 Lecture 23: CMOS Transistors and Logic Gates ELECTRONICS Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad University
More informationELEC 350L Electronics I Laboratory Fall 2012
ELEC 350L Electronics I Laboratory Fall 2012 Lab #9: NMOS and CMOS Inverter Circuits Introduction The inverter, or NOT gate, is the fundamental building block of most digital devices. The circuits used
More informationChapter 6 DIFFERENT TYPES OF LOGIC GATES
Chapter 6 DIFFERENT TYPES OF LOGIC GATES Lesson 8 NMOS gates Ch06L8-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2 Outline NMOS (n-channel based MOSFETs based circuit) NMOS Features
More informationDIGITAL ELECTRONICS. A2: logic circuits parameters. Politecnico di Torino - ICT school
Politecnico di Torino - ICT school A2: logic circuits parameters DIGITAL ELECTRONICS A INTRODUCTION A.2 Logic circuits parameters» Static parameters» Interfacing and compatibility» Output stages» Dynamic
More informationDIGITAL ELECTRONICS. Digital Electronics - A2 28/04/ DDC Storey 1. Politecnico di Torino - ICT school. A2: logic circuits parameters
Politecnico di Torino - ICT school A2: logic circuits parameters DIGITAL ELECTRONICS A INTRODUCTION A.2 Logic circuits parameters» Static parameters» Interfacing and compatibility» Output stages» Dynamic
More informationCMOS VLSI Design (A3425)
CMOS VLSI Design (A3425) Unit III Static Logic Gates Introduction A static logic gate is one that has a well defined output once the inputs are stabilized and the switching transients have decayed away.
More informationDigital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo
Digital Integrated Circuits Designing Combinational Logic Circuits Fuyuzhuo Introduction Digital IC Combinational vs. Sequential Logic In Combinational Logic Circuit Out In Combinational Logic Circuit
More informationDIGITAL VLSI LAB ASSIGNMENT 1
DIGITAL VLSI LAB ASSIGNMENT 1 Problem 1: NMOS and PMOS plots using Cadence. In this exercise, you are required to generate both NMOS and PMOS I-V device characteristics (I/P and O/P) using Cadence (Use
More informationWeek 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model
Week 9a OUTLINE MOSFET I vs. V GS characteristic Circuit models for the MOSFET resistive switch model small-signal model Reading Rabaey et al.: Chapter 3.3.2 Hambley: Chapter 12 (through 12.5); Section
More informationImproved Inverter: Current-Source Pull-Up. MOS Inverter with Current-Source Pull-Up. What else could be connected between the drain and V DD?
Improved Inverter: Current-Source Pull-Up MOS Inverter with Current-Source Pull-Up What else could be connected between the drain and? Replace resistor with current source I SUP roc i D v IN v OUT Find
More informationLecture 12 - Digital Circuits (I) The inverter. October 20, 2005
6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 12-1 Lecture 12 - Digital Circuits (I) The inverter October 2, 25 Contents: 1. Introduction to digital electronics: the inverter 2. NMOS inverter
More informationDigital Microelectronic Circuits ( ) Pass Transistor Logic. Lecture 9: Presented by: Adam Teman
Digital Microelectronic Circuits (361-1-3021 ) Presented by: Adam Teman Lecture 9: Pass Transistor Logic 1 Motivation In the previous lectures, we learned about Standard CMOS Digital Logic design. CMOS
More informationShorthand Notation for NMOS and PMOS Transistors
Shorthand Notation for NMOS and PMOS Transistors Terminal Voltages Mode of operation depends on V g, V d, V s V gs = V g V s V gd = V g V d V ds = V d V s = V gs - V gd Source and drain are symmetric diffusion
More informationSolution HW4 Dr. Parker EE477
Solution HW4 Dr. Parker EE477 Assume for the problems below that V dd = 1.8 v, V tp0 is -.7 v. and V tn0 is.7 V. V tpbodyeffect is -.9 v. and V tnbodyeffect is.9 V. Assume ß n (k n )= 219.4 W/L µ A(microamps)/V
More informationECE 484 VLSI Digital Circuits Fall Lecture 02: Design Metrics
ECE 484 VLSI Digital Circuits Fall 2016 Lecture 02: Design Metrics Dr. George L. Engel Adapted from slides provided by Mary Jane Irwin (PSU) [Adapted from Rabaey s Digital Integrated Circuits, 2002, J.
More informationDigital Electronics. Assign Ò1Ó and Ò0Ó to a range of voltage (or current), with a separation that minimizes a transition region.
Digital Electronics Assign Ò1Ó and Ò0Ó to a range of voltage (or current), with a separation that minimizes a transition region Positive Logic Logic 1 Negative Logic Logic 0 Voltage Transition egion Transition
More informationTopic 6. CMOS Static & Dynamic Logic Gates. Static CMOS Circuit. NMOS Transistors in Series/Parallel Connection
NMOS Transistors in Series/Parallel Connection Topic 6 CMOS Static & Dynamic Logic Gates Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Transistors can be thought
More informationMOS TRANSISTOR THEORY
MOS TRANSISTOR THEORY Introduction A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain is modulated by a voltage applied to the
More informationCPE/EE 427, CPE 527 VLSI Design I: Homeworks 3 & 4
CPE/EE 427, CPE 527 VLSI Design I: Homeworks 3 & 4 1 2 3 4 5 6 7 8 9 10 Sum 30 10 25 10 30 40 10 15 15 15 200 1. (30 points) Misc, Short questions (a) (2 points) Postponing the introduction of signals
More informationModule 4 : Propagation Delays in MOS Lecture 19 : Analyzing Delay for various Logic Circuits
Module 4 : Propagation Delays in MOS Lecture 19 : Analyzing Delay for various Logic Circuits Objectives In this lecture you will learn the following Ratioed Logic Pass Transistor Logic Dynamic Logic Circuits
More informationECE/CoE 0132: FETs and Gates
ECE/CoE 0132: FETs and Gates Kartik Mohanram September 6, 2017 1 Physical properties of gates Over the next 2 lectures, we will discuss some of the physical characteristics of integrated circuits. We will
More informationLecture 13. Biasing and Loading Single Stage FET Amplifiers. The Building Blocks of Analog Circuits - III
Lecture 3 Biasing and Loading Single Stage FET Amplifiers The Building Blocks of Analog Circuits III In this lecture you will learn: Current biasing of circuits Current sources and sinks for CS, CG, and
More informationLearning Outcomes. Spiral 2-6. Current, Voltage, & Resistors DIODES
26.1 26.2 Learning Outcomes Spiral 26 Semiconductor Material MOS Theory I underst why a diode conducts current under forward bias but does not under reverse bias I underst the three modes of operation
More informationECE 3110: Engineering Electronics II Fall Final Exam. Dec. 16, 8:00-10:00am. Name: (78 points total)
Final Exam Dec. 16, 8:00-10:00am Name: (78 points total) Problem 1: Consider the emitter follower in Fig. 7, which is being used as an output stage. For Q 1, assume β = and initally assume that V BE =
More information55:041 Electronic Circuits
55:041 Electronic Circuits Mosfet Review Sections of Chapter 3 &4 A. Kruger Mosfet Review, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width 1 10-6 m or less Thickness 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor
More informationCombinational Logic Gates in CMOS
Combinational Logic Gates in CMOS References: dapted from: Digital Integrated Circuits: Design Perspective, J. Rabaey UC Principles of CMOS VLSI Design: Systems Perspective, 2nd Ed., N. H. E. Weste and
More informationMetal Oxide Semiconductor Field-Effect Transistors (MOSFETs)
Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs) Device Structure N-Channel MOSFET Providing electrons Pulling electrons (makes current flow) + + + Apply positive voltage to gate: Drives away
More informationMicroelectronics, BSc course
Microelectronics, BSc course MOS inverters http://www.eet.bme.hu/~poppe/miel/en/13-mosfet2.pptx http://www.eet.bme.hu Overview of MSOFET types 13-11-2014 Microelectronics BSc course, MOS inverters András
More informationEE434 ASIC & Digital Systems
EE434 ASIC & Digital Systems Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Spring 2015 Dae Hyun Kim daehyun@eecs.wsu.edu 1 Lecture 4 More on CMOS Gates Ref: Textbook chapter
More informationELEC451 Integrated Circuit Engineering Fall 2009 Solution to CAD Assignment 2 Inverter Voltage Transfer Characteristic (VTC)
ELEC451 Integrated Circuit Engineering Fall 2009 Solution to CAD Assignment 2 Inverter Voltage Transfer Characteristic (VTC) The plot below shows how the inverter's threshold voltage changes with the relative
More informationUNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press
UNIT-1 Bipolar Junction Transistors Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press Figure 6.1 A simplified structure of the npn transistor. Microelectronic Circuits, Sixth
More informationLecture Summary Module 1 Switching Algebra and CMOS Logic Gates
Lecture Summary Module 1 Switching Algebra and CMOS Logic Gates Learning Outcome: an ability to analyze and design CMOS logic gates Learning Objectives: 1-1. convert numbers from one base (radix) to another:
More informationToday's Goals. Finish MOS transistor Finish NMOS logic Start CMOS logic
Bi Today's Goals Finish MOS transistor Finish Start Bi MOS Capacitor Equations Threshold voltage Gate capacitance V T = ms Q i C i Q II C i Q d C i 2 F n-channel - - p-channel ± ± + + - - Contributions
More informationIntroduction to Electronic Devices
Introduction to Electronic Devices (Course Number 300331) Fall 2006 Dr. Dietmar Knipp Assistant Professor of Electrical Engineering Information: http://www.faculty.iubremen.de/dknipp/ Source: Apple Ref.:
More informationESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Two Problems. Outline. Output not go to Rail
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 6: September 19, 2011 Restoration Today How do we make sure logic is robust Can assemble into any (feed forward) graph Can
More information6.012 Microelectronic Devices and Circuits
Page 1 of 13 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Microelectronic Devices and Circuits Final Eam Closed Book: Formula sheet provided;
More informationIn this experiment you will study the characteristics of a CMOS NAND gate.
Introduction Be sure to print a copy of Experiment #12 and bring it with you to lab. There will not be any experiment copies available in the lab. Also bring graph paper (cm cm is best). Purpose In this
More informationCHAPTER 3 PERFORMANCE OF A TWO INPUT NAND GATE USING SUBTHRESHOLD LEAKAGE CONTROL TECHNIQUES
CHAPTER 3 PERFORMANCE OF A TWO INPUT NAND GATE USING SUBTHRESHOLD LEAKAGE CONTROL TECHNIQUES 41 In this chapter, performance characteristics of a two input NAND gate using existing subthreshold leakage
More informationELEC 2210 EXPERIMENT 12 NMOS Logic
ELEC 2210 EXPERIMENT 12 NMOS Logic Objectives: The experiments in this laboratory exercise will provide an introduction to NMOS logic. You will use the Bit Bucket breadboarding system to build and test
More informationMicroelectronics Circuit Analysis and Design. MOS Capacitor Under Bias: Electric Field and Charge. Basic Structure of MOS Capacitor 9/25/2013
Microelectronics Circuit Analysis and Design Donald A. Neamen Chapter 3 The Field Effect Transistor In this chapter, we will: Study and understand the operation and characteristics of the various types
More information55:041 Electronic Circuits
55:041 Electronic Circuits MOSFETs Sections of Chapter 3 &4 A. Kruger MOSFETs, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width = 1 10-6 m or less Thickness = 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor
More informationDigital logic families
Digital logic families Digital logic families Digital integrated circuits are classified not only by their complexity or logical operation, but also by the specific circuit technology to which they belong.
More informationESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Two Problems. Outline. Output not go to Rail
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 6: September 17, 2012 Restoration Today How do we make sure logic is robust Can assemble into any (feed forward) graph Can
More information3.CMOS Inverter-homework
3.CMOS Inverter-homework 1. for a CMOS inverter, when the pmos and nmos are long-channel devices,or when the supply voltage is low, velocity does not occur, under these circumstances,vm(vin=vout)=? 2.
More informationECE 471/571 The CMOS Inverter Lecture-6. Gurjeet Singh
ECE 471/571 The CMOS Inverter Lecture-6 Gurjeet Singh NMOS-to-PMOS ratio,pmos are made β times larger than NMOS Sizing Inverters for Performance Conclusions: Intrinsic delay tp0 is independent of sizing
More informationDigital Microelectronic Circuits ( ) CMOS Digital Logic. Lecture 6: Presented by: Adam Teman
Digital Microelectronic Circuits (361-1-3021 ) Presented by: Adam Teman Lecture 6: CMOS Digital Logic 1 Last Lectures The CMOS Inverter CMOS Capacitance Driving a Load 2 This Lecture Now that we know all
More informationGechstudentszone.wordpress.com
UNIT 4: Small Signal Analysis of Amplifiers 4.1 Basic FET Amplifiers In the last chapter, we described the operation of the FET, in particular the MOSFET, and analyzed and designed the dc response of circuits
More informationEEC 118 Spring 2010 Lab #1: NMOS and PMOS Transistor Parameters
EEC 118 Spring 2010 Lab #1: NMOS and PMOS Transistor Parameters Dept. of Electrical and Computer Engineering University of California, Davis March 18, 2010 Reading: Rabaey Chapter 3 [1]. Reference: Kang
More informationDigital CMOS Logic Circuits
Digital CMOS Logic Circuits In summary, this chapter provides a reasonably comprehensive and in-depth of CMOS digital integrated-circuit design, perhaps the most significant area (at least in terms of
More information2009 Spring CS211 Digital Systems & Lab 1 CHAPTER 3: TECHNOLOGY (PART 2)
1 CHAPTER 3: IMPLEMENTATION TECHNOLOGY (PART 2) Whatwillwelearninthischapter? we learn in this 2 How transistors operate and form simple switches CMOS logic gates IC technology FPGAs and other PLDs Basic
More informationDesign and Simulation of Low Voltage Operational Amplifier
Design and Simulation of Low Voltage Operational Amplifier Zach Nelson Department of Electrical Engineering, University of Nevada, Las Vegas 4505 S Maryland Pkwy, Las Vegas, NV 89154 United States of America
More informationD n ox GS THN DS GS THN DS GS THN. D n ox GS THN DS GS THN DS GS THN
Name: EXAM #3 Closed book, closed notes. Calculators may be used for numeric computations only. All work is to be your own - show your work for maximum partial credit. Data: Use the following data in all
More informationFAMILIARIZATION WITH DIGITAL PULSE AND MEASUREMENTS OF THE TRANSIENT TIMES
EXPERIMENT 1 FAMILIARIZATION WITH DIGITAL PULSE AND MEASUREMENTS OF THE TRANSIENT TIMES REFERENCES Analysis and Design of Digital Integrated Circuits, Hodges and Jackson, pages 6-7 Experiments in Microprocessors
More information2-Bit Magnitude Comparator Design Using Different Logic Styles
International Journal of Engineering Science Invention ISSN (Online): 2319 6734, ISSN (Print): 2319 6726 Volume 2 Issue 1 ǁ January. 2013 ǁ PP.13-24 2-Bit Magnitude Comparator Design Using Different Logic
More informationBICMOS Technology and Fabrication
12-1 BICMOS Technology and Fabrication 12-2 Combines Bipolar and CMOS transistors in a single integrated circuit By retaining benefits of bipolar and CMOS, BiCMOS is able to achieve VLSI circuits with
More informationField Effect Transistors
Chapter 5: Field Effect Transistors Slide 1 FET FET s (Field Effect Transistors) are much like BJT s (Bipolar Junction Transistors). Similarities: Amplifiers Switching devices Impedance matching circuits
More informationMicroelectronics Circuit Analysis and Design
Microelectronics Circuit Analysis and Design Donald A. Neamen Chapter 3 The Field Effect Transistor Neamen Microelectronics, 4e Chapter 3-1 In this chapter, we will: Study and understand the operation
More informationHomework Assignment 07
Homework Assignment 07 Question 1 (Short Takes). 2 points each unless otherwise noted. 1. A single-pole op-amp has an open-loop low-frequency gain of A = 10 5 and an open loop, 3-dB frequency of 4 Hz.
More informationECE 334: Electronic Circuits Lecture 10: Digital CMOS Circuits
Faculty of Engineering ECE 334: Electronic Circuits Lecture 10: Digital CMOS Circuits CMOS Technology Complementary MOS, or CMOS, needs both PMOS and NMOS FET devices for their logic gates to be realized
More informationElectronics Basic CMOS digital circuits
Electronics Basic CMOS digital circuits Prof. Márta Rencz, Gábor Takács, Dr. György Bognár, Dr. Péter G. Szabó BME DED October 21, 2014 1 / 30 Introduction The topics covered today: The inverter: the simplest
More informationDigital Microelectronic Circuits ( ) Terminology and Design Metrics. Lecture 2: Presented by: Adam Teman
Digital Microelectronic Circuits (361-1-3021 ) Presented by: Adam Teman Lecture 2: Terminology and Design Metrics 1 Last Week Introduction» Moore s Law» History of Computers Circuit analysis review» Thevenin,
More informationChapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers
Chapter 4 CMOS Cascode Amplifiers 4.1 Introduction A single stage CMOS amplifier cannot give desired dc voltage gain, output resistance and transconductance. The voltage gain can be made to attain higher
More informationEECS 141: FALL 98 FINAL
University of California College of Engineering Department of Electrical Engineering and Computer Science J. M. Rabaey 511 Cory Hall TuTh9:30-11am ee141@eecs EECS 141: FALL 98 FINAL For all problems, you
More informationDigital Circuits Introduction
Lecture #6 OUTLINE Logic inary representations Combinatorial logic circuits Chap 7-7.5 Reading EE4 Summer 25: Lecture 6 Instructor: Octavian lorescu Digital Circuits Introduction nalog: signal amplitude
More informationCPE/EE 427, CPE 527 VLSI Design I L01: Introduction, Design Metrics. What is this course all about?
CPE/EE 427, CPE 527 VLSI Design I L01: Introduction, Design Metrics Aleksandar Milenkovic ( www.ece.uah.edu/~milenka ) www.ece.uah.edu/~milenka/cpe527-05f What is this course all about? Introduction to
More informationAnalysis and Design of Analog Integrated Circuits Lecture 8. Cascode Techniques
Analysis and Design of Analog Integrated Circuits Lecture 8 Cascode Techniques Michael H. Perrott February 15, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Review of Large Signal Analysis
More informationBasic Fabrication Steps
Basic Fabrication Steps and Layout Somayyeh Koohi Department of Computer Engineering Adapted with modifications from lecture notes prepared by author Outline Fabrication steps Transistor structures Transistor
More informationDesign cycle for MEMS
Design cycle for MEMS Design cycle for ICs IC Process Selection nmos CMOS BiCMOS ECL for logic for I/O and driver circuit for critical high speed parts of the system The Real Estate of a Wafer MOS Transistor
More informationChapter 6 Combinational CMOS Circuit and Logic Design. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 6 Combinational CMOS Circuit and Logic Design Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Advanced Reliable Systems (ARES) Lab. Jin-Fu Li,
More informationLecture 13 - Digital Circuits (II) MOS Inverter Circuits. March 22, 2001
6.12 - Microelectronic Devices and Circuits - Spring 21 Lecture 13-1 Lecture 13 - Digital Circuits (II) MOS Inverter Circuits March 22, 21 Contents: 1. NMOS inverter with resistor pull-up (cont.) 2. NMOS
More informationQuad 2-Input NAND Gate High-Voltage Silicon-Gate CMOS
TECHNICAL DATA Quad 2-Input NAND Gate High-oltage Silicon-Gate CMOS The NAND gates provide the system designer with direct emplementation of the NAND function. Operating oltage Range:.0 to 18 Maximum input
More informationVLSI Design I; A. Milenkovic 1
What is this course all about? CPE/EE 427, CPE 527 VLSI Design I L0: Introduction, Design Metrics Aleksandar Milenkovic ( www.ece.uah.edu/~milenka ) www.ece.uah.edu/~milenka/cpe527-05f Introduction to
More informationGunning Transceiver Logic Interface Bus Design Project
Gunning Transceiver Logic Interface Bus Design Project Group #14 EE 307 Winter 2007 February 23, 2007 Robert Hursig rhursig@calpoly.edu Tommy Oleksyn toleksyn@calpoly.edu http://www.drdphd.com/02_14.pdf
More informationIC Logic Families. Wen-Hung Liao, Ph.D. 5/16/2001
IC Logic Families Wen-Hung Liao, Ph.D. 5/16/2001 Digital IC Terminology Voltage Parameters: V IH (min): high-level input voltage, the minimum voltage level required for a logic 1 at an input. V IL (max):
More information