HIP4081A. 80V/2.5A Peak, High Frequency Full Bridge FET Driver. Features. Description. Applications. Ordering Information. Pinout

Transcription

1 HIP408A November 996 Features Independently Drives 4 N-Channel FET in Half Bridge or Full Bridge Configurations Bootstrap Supply Max Voltage to 95V DC Drives 000pF Load at MHz in Free Air at o C with Rise and Fall Times of Typically 0ns User-Programmable Dead Time On-Chip Charge-Pump and Bootstrap Upper Bias Supplies DIS (Disable) Overrides Input Control Input Logic Thresholds Compatible with 5V to 5V Logic Levels Very Low Power Consumption Undervoltage Protection Applications Medium/Large Voice Coil Motors Full Bridge Power Supplies Class D Audio Power Amplifiers High Performance Motor Controls Noise Cancellation Systems Battery Powered Vehicles Peripherals Description 80V/.5A Peak, High Frequency Full Bridge FET Driver The HIP408A is a high frequency, medium voltage Full Bridge N-Channel FET driver IC, available in 0 lead plastic SOIC and DIP packages. The HIP408A can drive every possible switch combination except those which would cause a shoot-through condition. The HIP408A can switch at frequencies up to MHz and is well suited to driving Voice Coil Motors, high-frequency Class D audio amplifiers, and power supplies. For example, the HIP408A can drive medium voltage brush motors, and two HIP408As can be used to drive high performance stepper motors, since the short minimum on-time can provide fine micro-stepping capability. Short propagation delays of approximately 55ns maximizes control loop crossover frequencies and dead-times which can be adjusted to near zero to minimize distortion, resulting in rapid, precise control of the driven load. A similar part, the HIP4080A, includes an on-chip input comparator to create a PWM signal from an external triangle wave and to facilitate hysteresis mode switching. The Application Note for the HIP408A is the AN9405. Ordering Information PART NUMBER TEMP RANGE ( o C) PACKAGE PKG. NO. HIP408AIP -40 to 85 0 Ld PDIP E0. HIP408AIB -40 to 85 0 Ld SOIC (W) M0. U.P.S. Pinout HIP408A (PDIP, SOIC) TOP VIEW Application Block Diagram 80V BHB 0 BHO V BHI DIS 9 8 BHS BLO BHO V SS BLI BLS V DD BHI BHS BLO LOAD ALI 6 5 V CC BLI AHI 7 4 ALS HIP408A HDEL 8 ALO ALI ALO LDEL AHB 9 0 AHS AHO AHI AHS AHO GND GND CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures INTERSIL or Copyright Intersil Corporation 999 File Number 659.5

2 HIP408A Functional Block Diagram (/ HIP408A) 0 AHB HIGH VOLTAGE BUS 80V DC UNDER- VOLTAGE CHARGE PUMP LEVEL SHIFT AND LATCH DRIVER AHO C BS V DD 6 AHS AHI DIS 7 TURN-ON DELAY 5 V CC D BS TO V DD (PIN 6) ALI 6 TURN-ON DELAY DRIVER 4 ALO ALS C BF +V DC BIAS SUPPLY HDEL 8 LDEL 9 V SS 4 Typical Application (PWM Mode Switching) 80V PWM INPUT V DIS BHB BHO BHI DIS 4 V SS 5 BLI 6 ALI 7 AHI 8 HDEL 9 LDEL 0 AHB HIP408/HIP408A BHS BLO BLS V DD V CC ALS ALO AHS AHO V LOAD GND TO OPTIONAL CURRENT CONTROLLER - + 6V GND

3 Absolute Maximum Ratings Supply Voltage, V DD and V CC V to 6V Logic I/O Voltages V to V DD +0.V Voltage on AHS, BHS V (Transient) to 80V (5 o C to 5 o C) Voltage on AHS, BHS V (Transient) to 70V (-55 o C to 5 o C) Voltage on ALS, BLS V (Transient) to +.0V (Transient) Voltage on AHB, BHB V AHS, BHS -0.V to V AHS, BHS +V DD Voltage on ALO, BLO V ALS, BLS -0.V to V CC +0.V Voltage on AHO, BHO V AHS, BHS -0.V to V AHB, BHB +0.V Input Current, HDEL and LDEL mA to 0mA Phase Slew Rate V/ns NOTE: All Voltages relative to V SS, unless otherwise specified. HIP408A Thermal Information Thermal Resistance (Typical, Note ) θ JA ( o C/W) SOIC Package DIP Package Storage Temperature Range o C to o C Operating Max. Junction Temperature o C Lead Temperature (Soldering 0s)) o C (For SOIC - Lead Tips Only CAUTION: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. NOTE:. θ JA is measured with the component mounted on an evaluation PC board in free air. Operating Conditions Supply Voltage, V DD and V CC V to +5V Voltage on ALS, BLS V to +.0V Voltage on AHB, BHB V AHS, BHS +5V to V AHS, BHS +5V Input Current, HDEL and LDEL µA to -µa Operating Ambient Temperature Range o C to 85 o C Electrical Specifications V DD = V CC = V AHB = V BHB = V, V SS = V ALS = V BLS = V AHS = V BHS = 0V, R HDEL = R LDEL = 00K and T A = 5 o C, Unless Otherwise Specified T J = 5 o C T JS = -40 o C TO 5 o C PARAMETER SYMBOL TEST CONDITIONS SUPPLY CURRENTS AND CHARGE PUMPS MIN TYP MAX MIN MAX UNITS V DD Quiescent Current I DD All inputs = 0V ma V DD Operating Current I DDO Outputs switching f = 0kHz ma V CC Quiescent Current I CC All Inputs = 0V, I ALO = I BLO = µa V CC Operating Current I CCO f = 0kHz, No Load ma AHB, BHB Quiescent Current - Qpump Output Current I AHB, I BHB All Inputs = 0V, I AHO = I BHO = 0 V DD = V CC = V AHB = V BHB = 0V µa AHB, BHB Operating Current I AHBO, I BHBO f = 0kHz, No Load ma AHS, BHS, AHB, BHB Leakage Current I HLK V BHS = V AHS = 80V, V AHB = V BHB = 9V µa AHB-AHS, BHB-BHS Qpump Output Voltage V AHB -V AHS I AHB = I AHB = 0, No Load V V BHB -V BHS INPUT PINS: ALI, BLI, AHI, BHI, AND DIS Low Level Input Voltage V IL Full Operating Conditions V High Level Input Voltage V IH Full Operating Conditions V Input Voltage Hysteresis mv Low Level Input Current I IL V IN = 0V, Full Operating Conditions µa High Level Input Current I IH V IN = 5V, Full Operating Conditions µa TURN-ON DELAY PINS: LDEL AND HDEL LDEL, HDEL Voltage V HDEL, V LDEL I HDEL = I LDEL = -00µA V GATE DRIVER OUTPUT PINS: ALO, BLO, AHO, AND BHO Low Level Output Voltage V OL I OUT = 00mA V High Level Output Voltage V CC -V OH I OUT = -00mA V Peak Pullup Current I O + V OUT = 0V A Peak Pulldown Current I O - V OUT = V A

4 HIP408A Electrical Specifications V DD = V CC = V AHB = V BHB = V, V SS = V ALS = V BLS = V AHS = V BHS = 0V, R HDEL = R LDEL = 00K and T A = 5 o C, Unless Otherwise Specified (Continued) PARAMETER SYMBOL TEST CONDITIONS T J = 5 o C T JS = -40 o C TO 5 o C MIN TYP MAX MIN MAX Undervoltage, Rising Threshold UV V Undervoltage, Falling Threshold UV V Undervoltage, Hysteresis HYS V UNITS Switching Specifications V DD = V CC = V AHB = V BHB = V, V SS = V ALS = V BLS = V AHS = V BHS = 0V, R HDEL = R LDEL = 0K, C L = 000pF. T J = 5 o C T JS = -40 o C TO 5 o C PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX MIN MAX UNITS Lower Turn-off Propagation Delay (ALI-ALO, BLI-BLO) Upper Turn-off Propagation Delay (AHI-AHO, BHI-BHO) Lower Turn-on Propagation Delay (ALI-ALO, BLI-BLO) Upper Turn-on Propagation Delay (AHI-AHO, BHI-BHO) T LPHL ns T HPHL ns T LPLH R HDEL =R LDEL = 0K ns T HPLH R HDEL =R LDEL = 0K ns Rise Time T R ns Fall Time T F ns Turn-on Input Pulse Width T PWIN-ON R HDEL =R LDEL = 0K ns Turn-off Input Pulse Width T PWIN-OFF R HDEL =R LDEL = 0K ns Turn-on Output Pulse Width T PWOUT-ON R HDEL =R LDEL = 0K ns Turn-off Output Pulse Width T PWOUT-OFF R HDEL =R LDEL = 0K ns Disable Turn-off Propagation Delay (DIS - Lower Outputs) Disable Turn-off Propagation Delay (DIS - Upper Outputs) Disable to Lower Turn-on Propagation Delay (DIS - ALO and BLO) T DISLOW ns T DISHIGH ns T DLPLH ns Refresh Pulse Width (ALO and BLO) T REF-PW ns Disable to Upper Enable (DIS - AHO and BHO) T UEN ns TRUTH TABLE INPUT OUTPUT ALI, BLI AHI, BHI U/V DIS ALO, BLO AHO, BHO X X X 0 0 X X X X 0 0 NOTE: X signifies that input can be either a or 0. 4

5 HIP408A Pin Descriptions PIN NUMBER SYMBOL DESCRIPTION BHB B High-side Bootstrap supply. External bootstrap diode and capacitor are required. Connect cathode of bootstrap diode and positive side of bootstrap capacitor to this pin. Internal charge pump supplies 0µA out of this pin to maintain bootstrap supply. Internal circuitry clamps the bootstrap supply to approximately.8v. BHI B High-side Input. Logic level input that controls BHO driver (Pin 0). BLI (Pin 5) high level input overrides BHI high level input to prevent half-bridge shoot-through, see Truth Table. DIS (Pin ) high level input overrides BHI high level input. The pin can be driven by signal levels of 0V to 5V (no greater than V DD ). An internal 00µA pull-up to V DD will hold BHI high, so no connection is required if high-side and low-side outputs are to be controlled by the low-side input. DIS DISable input. Logic level input that when taken high sets all four outputs low. DIS high overrides all other inputs. When DIS is taken low the outputs are controlled by the other inputs. The pin can be driven by signal levels of 0V to 5V (no greater than V DD ). An internal 00µA pull-up to V DD will hold DIS high if this pin is not driven. 4 V SS Chip negative supply, generally will be ground. 5 BLI B Low-side Input. Logic level input that controls BLO driver (Pin 8). If BHI (Pin ) is driven high or not connected externally then BLI controls both BLO and BHO drivers, with dead time set by delay currents at HDEL and LDEL (Pin 8 and 9). DIS (Pin ) high level input overrides BLI high level input. The pin can be driven by signal levels of 0V to 5V (no greater than V DD ). An internal 00µA pull-up to V DD will hold BLI high if this pin is not driven. 6 ALI A Low-side Input. Logic level input that controls ALO driver (Pin ). If AHI (Pin 7) is driven high or not connected externally then ALI controls both ALO and AHO drivers, with dead time set by delay currents at HDEL and LDEL (Pin 8 and 9). DIS (Pin ) high level input overrides ALI high level input. The pin can be driven by signal levels of 0V to 5V (no greater than V DD ). An internal 00µA pull-up to V DD will hold ALI high if this pin is not driven. 7 AHI A High-side Input. Logic level input that controls AHO driver (Pin ). ALI (Pin 6) high level input overrides AHI high level input to prevent half-bridge shoot-through, see Truth Table. DIS (Pin ) high level input overrides AHI high level input. The pin can be driven by signal levels of 0V to 5V (no greater than V DD ). An internal 00µA pull-up to V DD will hold AHI high, so no connection is required if high-side and low-side outputs are to be controlled by the low-side input. 8 HDEL High-side turn-on DELay. Connect resistor from this pin to V SS to set timing current that defines the turn-on delay of both high-side drivers. The low-side drivers turn-off with no adjustable delay, so the HDEL resistor guarantees no shoot-through by delaying the turn-on of the high-side drivers. HDEL reference voltage is approximately 5.V. 9 LDEL Low-side turn-on DELay. Connect resistor from this pin to V SS to set timing current that defines the turn-on delay of both low-side drivers. The high-side drivers turn-off with no adjustable delay, so the LDEL resistor guarantees no shoot-through by delaying the turn-on of the low-side drivers. LDEL reference voltage is approximately 5.V. 0 AHB A High-side Bootstrap supply. External bootstrap diode and capacitor are required. Connect cathode of bootstrap diode and positive side of bootstrap capacitor to this pin. Internal charge pump supplies 0µA out of this pin to maintain bootstrap supply. Internal circuitry clamps the bootstrap supply to approximately.8v. AHO A High-side Output. Connect to gate of A High-side power MOSFET. AHS A High-side Source connection. Connect to source of A High-side power MOSFET. Connect negative side of bootstrap capacitor to this pin. ALO A Low-side Output. Connect to gate of A Low-side power MOSFET. 4 ALS A Low-side Source connection. Connect to source of A Low-side power MOSFET. 5 V CC Positive supply to gate drivers. Must be same potential as V DD (Pin 6). Connect to anodes of two bootstrap diodes. 6 V DD Positive supply to lower gate drivers. Must be same potential as V CC (Pin 5). De-couple this pin to V SS (Pin 4). 7 BLS B Low-side Source connection. Connect to source of B Low-side power MOSFET. 8 BLO B Low-side Output. Connect to gate of B Low-side power MOSFET. 9 BHS B High-side Source connection. Connect to source of B High-side power MOSFET. Connect negative side of bootstrap capacitor to this pin. 0 BHO B High-side Output. Connect to gate of B High-side power MOSFET. 5

6 HIP408A Timing Diagrams X = A OR B, A AND B HALVES OF BRIDGE CONTROLLER ARE INDEPENDENT U/V = DIS = 0 T LPHL T HPHL XLI XHI XLO XHO T HPLH T LPLH T R (0% - 90%) T F (0% - 90%) FIGURE. INDEPENDENT MODE U/V = DIS = 0 XLI XHI = HI OR NOT CONNECTED XLO XHO FIGURE. BISTATE MODE U/V OR DIS T DLPLH T DIS T REF-PW XLI XHI XLO XHO T UEN FIGURE. DISABLE FUNCTION 6

7 HIP408A Typical Performance Curves V DD = V CC = V AHB = V BHB = V, V SS = V ALS = V BLS = V AHS = V BHS = 0V, R HDEL = R LDEL = 00K and T A = 5 o C, Unless Otherwise Specified I DD SUPPLY CURRENT (ma) I DD SUPPLY CURRENT (ma) V DD SUPPLY VOLTAGE (V) SWITCHING FREQUENCY (khz) FIGURE 4. QUIESCENT I DD SUPPLY CURRENT vs V DD SUPPLY VOLTAGE FIGURE 5. I DDO, NO-LOAD I DD SUPPLY CURRENT vs FREQUENCY (khz) FLOATING SUPPLY BIAS CURRENT (ma) SWITCHING FREQUENCY (khz) I CC SUPPLY CURRENT (ma) o C 75 o C o C 0 o C.0-40 o C SWITCHING FREQUENCY (khz) FIGURE 6. SIDE A, B FLOATING SUPPLY BIAS CURRENT vs FREQUENCY (LOAD = 000pF) FIGURE 7. I CCO, NO-LOAD I CC SUPPLY CURRENT vs FREQUENCY (khz) TEMPERATURE FLOATING SUPPLY BIAS CURRENT (ma) LOW LEVEL INPUT CURRENT (µa) SWITCHING FREQUENCY (khz) FIGURE 8. I AHB, I BHB, NO-LOAD FLOATING SUPPLY BIAS CURRENT vs FREQUENCY FIGURE 9. ALI, BLI, AHI, BHI LOW LEVEL INPUT CURRENT I IL vs TEMPERATURE 7

8 HIP408A Typical Performance Curves V DD = V CC = V AHB = V BHB = V, V SS = V ALS = V BLS = V AHS = V BHS = 0V, R HDEL = R LDEL = 0K and T A = 5 o C, Unless Otherwise Specified NO-LOAD FLOATING CHARGE PUMP VOLTAGE (V) FIGURE 0. AHB - AHS, BHB - BHS NO-LOAD CHARGE PUMP VOLTAGE vs TEMPERATURE FIGURE. UPPER DISABLE TURN-OFF PROPAGATION DELAY T DISHIGH vs TEMPERATURE FIGURE. DISABLE TO UPPER ENABLE, T UEN, PROPAGATION DELAY vs TEMPERATURE FIGURE. LOWER DISABLE TURN-OFF PROPAGATION DELAY T DISLOW vs TEMPERATURE REFRESH PULSE WIDTH (ns) FIGURE 4. T REF-PW REFRESH PULSE WIDTH vs TEMPERATURE FIGURE 5. DISABLE TO LOWER ENABLE T DLPLH PROPAGATION DELAY vs TEMPERATURE 8

9 HIP408A Typical Performance Curves V DD = V CC = V AHB = V BHB = V, V SS = V ALS = V BLS = V AHS = V BHS = 0V, R HDEL = R LDEL = 0K and T A = 5 o C, Unless Otherwise Specified (Continued) FIGURE 6. UPPER TURN-OFF PROPAGATION DELAY T HPHL vs TEMPERATURE FIGURE 7. UPPER TURN-ON PROPAGATION DELAY T HPLH vs TEMPERATURE FIGURE 8. LOWER TURN-OFF PROPAGATION DELAY T LPHL vs TEMPERATURE FIGURE 9. LOWER TURN-ON PROPAGATION DELAY T LPLH vs TEMPERATURE.5.5 GATE DRIVE FALL TIME (ns) TURN-ON RISE TIME (ns) FIGURE 0. GATE DRIVE FALL TIME T F vs TEMPERATURE FIGURE. GATE DRIVE RISE TIME T R vs TEMPERATURE 9

10 HIP408A Typical Performance Curves V DD = V CC = V AHB = V BHB = V, V SS = V ALS = V BLS = V AHS = V BHS = 0V, R HDEL = R LDEL = 00K and T A = 5 o C, Unless Otherwise Specified HDEL, LDEL INPUT VOLTAGE (V) V CC - V OH (mv) o C 0 o C 5 o C 75 o C FIGURE. V LDEL, V HDEL VOLTAGE vs TEMPERATURE 5 o C BIAS SUPPLY VOLTAGE (V) FIGURE. HIGH LEVEL OUTPUT VOLTAGE V CC - V OH vs BIAS SUPPLY AND TEMPERATURE AT 00mA 0.5 V OL (mv) o C 0 o C 5 o C 75 o C 5 o C 4 BIAS SUPPLY VOLTAGE (V) FIGURE 4. LOW LEVEL OUTPUT VOLTAGE V OL vs BIAS SUPPLY AND TEMPERATURE AT 00mA GATE DRIVE SINK CURRENT (A) V DD, V CC, V AHB, V BHB (V) FIGURE 6. PEAK PULLUP CURRENT I O+ vs BIAS SUPPLY VOLTAGE GATE DRIVE SINK CURRENT (A) V DD, V CC, V AHB, V BHB (V) FIGURE 5. PEAK PULLDOWN CURRENT I O vs BIAS SUPPLY VOLTAGE LOW VOLTAGE BIAS CURRENT (ma) ,000pF,000pF,000pF 00pF SWITCHING FREQUENCY (khz) FIGURE 7. LOW VOLTAGE BIAS CURRENT I DD (LESS QUIESCENT COMPONENT) vs FREQUENCY AND GATE LOAD CAPACITANCE 0

11 HIP408A Typical Performance Curves V DD = V CC = V AHB = V BHB = V, V SS = V ALS = V BLS = V AHS = V BHS = 0V, R HDEL = R LDEL = 00K and T A = 5 o C, Unless Otherwise Specified (Continued) LEVEL-SHIFT CURRENT (µa) SWITCHING FREQUENCY (khz) FIGURE 8. HIGH VOLTAGE LEVEL-SHIFT CURRENT vs FREQUENCY AND BUS VOLTAGE 9.0 BIAS SUPPLY VOLTAGE, V DD (V) UV+ UV TEMPERATURE ( o C) FIGURE 9. UNDERVOLTAGE LOCKOUT vs TEMPERATURE 0 DEAD-TIME (ns) HDEL/LDEL RESISTANCE (kω) FIGURE 0. MINIMUM DEAD-TIME vs DEL RESISTANCE

12 IN IN +V POWER SECTION B+ 5 ENABLE IN I R CONTROL LOGIC SECTION U CD4069UB U CD4069UB U CD4069UB U CD4069UB 9 U CD4069UB U 8 CD4069UB JMPR OUT/BLI JMPR IN+/ALI JMPR HEN/BHI JMPR4 IN-/AHI O R9 O JMPR5 R CW + C6 R4 CW DRIVER SECTION HIP4080A/8A U C4 4 BHB HEN/BHI DIS V SS BHO 0 BHS 9 BLO 8 BLS OUT/BLI IN+/ALI V DD V CC IN-/AHI HDEL LDEL ALS 4 ALO AHS 0 AHB AHO CR C C5 +V CR ALS R R R R4 CX BLS NOTES: Q Q CY R0 L C Q Q4 C8 R L C AO BO COM. DEVICE CD4069UB PIN 7 = COM, PIN 4 = +V.. COMPONENTS L, L, C, C, CX, CY, R0, R, NOT SUPPLIED. REFER TO APPLICATION NOTE FOR DESCRIPTION OF INPUT LOGIC OPERATION TO DETERMINE JUMPER LOCATIONS FOR JMPR - JMPR4. HIP408A FIGURE. HIP408A EVALUATION PC BOARD SCHEMATIC

13 GND +V B+ COM IR IN O IN R9 C7 JMPR5 R7 R8 R6 C6 + + U U DIS JMPR JMPR JMPR JMPR4 O LDEL CR HIP4080/8 C4 BHO BLO BLS ALS ALO C AHO C8 Q Q R R4 R Q Q4 R L L HIP408A ALS HDEL CR C5 CX CY BLS R R4 R0 R FIGURE. HIP408A EVALUATION BOARD SILKSCREEN

14 HIP408A Dual-In-Line Plastic Packages (PDIP) INDEX AREA BASE PLANE SEATING PLANE D B N N/ B D e D -C- -A- NOTES:. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.. Dimensioning and tolerancing per ANSI Y4.5M-98.. Symbols are defined in the MO Series Symbol List in Section. of Publication No Dimensions A, A and L are measured with the package seated in JEDEC seating plane gauge GS-. 5. D, D, and E dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.00 inch (0.5mm). 6. E and e A are measured with the leads constrained to be perpendicular to datum -C-. 7. e B and e C are measured at the lead tips with the leads unconstrained. e C must be zero or greater. 8. B maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.00 inch (0.5mm). 9. N is the maximum number of terminal positions. 0. Corner leads (, N, N/ and N/ + ) for E8., E6., E8., E8., E4.6 will have a B dimension of inch ( mm). E -B- A 0.00 (0.5) M C A A L B S A e C E C L e A e B C E0. (JEDEC MS-00-AD ISSUE D) 0 LEAD DUAL-IN-LINE PLASTIC PACKAGE INCHES MILLIMETERS SYMBOL MIN MAX MIN MAX NOTES A A A B B C D D E E e 0.00 BSC.54 BSC - e A 0.00 BSC 7.6 BSC 6 e B L N Rev. 0 /9 4

15 Small Outline Plastic Packages (SOIC) HIP408A N INDEX AREA e D B 0.5(0.00) M C A M E -B- -A- -C- SEATING PLANE A B S H 0.5(0.00) M B A 0.0(0.004) NOTES:. Symbols are defined in the MO Series Symbol List in Section. of Publication Number 95.. Dimensioning and tolerancing per ANSI Y4.5M-98.. Dimension D does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.5mm (0.006 inch) per side. 4. Dimension E does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.5mm (0.00 inch) per side. 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area. 6. L is the length of terminal for soldering to a substrate. 7. N is the number of terminal positions. 8. Terminal numbers are shown for reference only. 9. The lead width B, as measured 0.6mm (0.04 inch) or greater above the seating plane, shall not exceed a maximum value of 0.6mm (0.04 inch) 0. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. α L M h x 45 o C M0. (JEDEC MS-0-AC ISSUE C) 0 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE INCHES MILLIMETERS SYMBOL MIN MAX MIN MAX NOTES A A B C D E e 0.0 BSC.7 BSC - H h L N α 0 o 8 o 0 o 8 o - Rev. 0 /9 All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification. Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see web site Sales Office Headquarters NORTH AMERICA Intersil Corporation P. O. Box 88, Mail Stop 5-04 Melbourne, FL 90 TEL: () FAX: () EUROPE Intersil SA Mercure Center 00, Rue de la Fusee 0 Brussels, Belgium TEL: ().74. FAX: () ASIA Intersil (Taiwan) Ltd. Taiwan Limited 7F-6, No. 0 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) FAX: (886)