MC10EP51, MC100EP V / 5VНECL D Flip Flop with Reset and Differential Clock
|
|
- Laurence McBride
- 5 years ago
- Views:
Transcription
1 3.3V / 5VНEC Flip Flop with Reset and ifferential Clock escription The MC0/00EP5 is a differential clock flip flop with reset. The device is functionally equivalent to the E5 and VE5 devices. The reset input is an asynchronous, level triggered signal. ata enters the master portion of the flip flop when the clock is OW and is transferred to the slave, and thus the outputs, upon a positive transition of the clock. The differential clock inputs of the EP5 allow the device to be used as a negative edge triggered flip-flop. The differential input employs clamp circuitry to maintain stability under open input conditions. When left open, the CK input will be pulled down to V EE and the CK input will be biased at V CC /2. The 00 Series contains temperature compensation. Features 350 ps Typical Propagation elay Maximum Frequency > 3 GHz Typical PEC Mode Operating Range: V CC = 3.0 V to 5.5 V with V EE = 0 V NEC Mode Operating Range: V CC = 0 V with V EE = 3.0 V to 5.5 V Open Input efault State Safety Clamp on Inputs Pb Free Packages are Available SOIC SUFFIX CASE 75 T SUFFIX CASE 94R FN MN SUFFIX CASE 506AA MARKING IAGRAMS* HEP5 AYW HP5 AYW 5S 4 KEP5 AYW KP5 AYW 3N 4 H K 5S 3N = MC0 = MC00 = MC0 = MC00 = ate Code A Y W = Assembly ocation = Wafer ot = Year = Work Week = Pb Free Package (Note: Microdot may be in either location) *For additional marking information, refer to Application Note AN002/. ORERING INFORMATION See detailed ordering and shipping information in the package dimensions section on page of this data sheet. Semiconductor Components Industries, C, 2006 January, 2006 Rev. 4 Publication Order Number: MC0EP5/
2 Table. PIN ESCRIPTION RESET 2 R 7 V CC Q PIN CK*, CK* FUNCTION EC Clock Inputs Reset* EC Asynchronous Reset * EC ata Input Q, Q EC ata Outputs Flip-Flop V CC V EE Positive Supply Negative Supply CK 3 6 Q * Pins will default OW when left open. Table 2. TRUTH TABE CK 4 5 V EE H X R H CK Z Z X Q H Figure. ead Pinout (Top View) and ogic iagram Z = OW to HIGH Transition Table 3. ATTRIBUTES s Internal Input Pulldown Resistor Internal Input Pullup Resistor Value 75 k N/A ES Protection Human Body Model Machine Model Charged evice Model > 2 kv > 200 V > 2 kv Moisture Sensitivity, Indefinite Time Out of rypack (Note ) Pb Pkg Pb Free Pkg SOIC FN evel evel evel evel evel 3 evel Flammability Rating Oxygen Index: 2 to 34 U 94 V 0.25 in Transistor Count 65 evices Meets or exceeds JEEC Spec EIA/JES7 IC atchup Test. For additional information, see Application Note AN003/. 2
3 Table 4. MAXIMUM RATINGS Parameter Condition Condition 2 Rating Unit V CC PEC Mode Power Supply V EE = 0 V 6 V V EE NEC Mode Power Supply V CC = 0 V 6 V V I PEC Mode Input Voltage NEC Mode Input Voltage V EE = 0 V V CC = 0 V I out Output Current Continuous Surge V I V CC 6 V I V EE 6 T A Operating Temperature Range 40 to +5 C T stg Storage Temperature Range 65 to +50 C JA Thermal Resistance (Junction to Ambient) 0 lfpm 500 lfpm SOIC SOIC JC Thermal Resistance (Junction to Case) Standard Board SOIC 4 to 44 JA Thermal Resistance (Junction to Ambient) 0 lfpm 500 lfpm JC Thermal Resistance (Junction to Case) Standard Board 4 to 44 JA Thermal Resistance (Junction to Ambient) 0 lfpm 500 lfpm T sol Wave Solder Pb Pb Free FN FN Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected V V ma ma C Table 5. 0EP C CHARACTERISTICS, PEC V CC = 3.3 V, V EE = 0 V (Note 2) 40 C 25 C 5 C Min Typ Max Min Typ Max Min Typ Max I EE Power Supply Current ma V OH Output HIGH Voltage (Note 3) mv V O Output OW Voltage (Note 3) mv V IH Input HIGH Voltage (Single Ended) mv V I Input OW Voltage (Single Ended) mv V IHCMR Input HIGH Voltage Common Mode Range (ifferential Configuration) (Note 4) V I IH Input HIGH Current A I I Input OW Current A NOTE: evice will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. evice specification limit values are applied individually under normal operating conditions and not valid simultaneously. 2. Input and output parameters vary : with V CC. V EE can vary +0.3 V to 2.2 V. 3. All loading with 50 to V CC 2.0 V. 4. V IHCMR min varies : with V EE, V IHCMR max varies : with V CC. The V IHCMR range is referenced to the most positive side of the differential input signal. Unit 3
4 Table 6. 0EP C CHARACTERISTICS, PEC V CC = 5.0 V, V EE = 0 V (Note 5) 4
5 Table. 00EP C CHARACTERISTICS, PEC V CC = 3.3 V, V EE = 0 V (Note ) 40 C 25 C 5 C Min Typ Max Min Typ Max Min Typ Max I EE Power Supply Current ma V OH Output HIGH Voltage (Note 2) mv V O Output OW Voltage (Note 2) mv V IH Input HIGH Voltage (Single Ended) mv V I Input OW Voltage (Single Ended) mv V IHCMR Input HIGH Voltage Common Mode Range (ifferential Configuration) (Note 3) V I IH Input HIGH Current A I I Input OW Current A NOTE: evice will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. evice specification limit values are applied individually under normal operating conditions and not valid simultaneously.. Input and output parameters vary : with V CC. V EE can vary +0.3 V to 2.2 V. 2.All loading with 50 to V CC 2.0 V. 3.V IHCMR min varies : with V EE, V IHCMR max varies : with V CC. The V IHCMR range is referenced to the most positive side of the differential input signal. Unit Table 9. 00EP C CHARACTERISTICS, PEC V CC = 5.0 V, V EE = 0 V (Note 4) 40 C 25 C 5 C Min Typ Max Min Typ Max Min Typ Max I EE Power Supply Current ma V OH Output HIGH Voltage (Note 5) mv V O Output OW Voltage (Note 5) mv V IH Input HIGH Voltage (Single Ended) mv V I Input OW Voltage (Single Ended) mv V IHCMR Input HIGH Voltage Common Mode Range (ifferential Configuration) (Note 6) V I IH Input HIGH Current A I I Input OW Current A NOTE: evice will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. evice specification limit values are applied individually under normal operating conditions and not valid simultaneously. 4.Input and output parameters vary : with V CC. V EE can vary +2.0 V to 0.5 V. 5.All loading with 50 to V CC 2.0 V. 6.V IHCMR min varies : with V EE, V IHCMR max varies : with V CC. The V IHCMR range is referenced to the most positive side of the differential input signal. Unit 5
6 Table 0. 00EP C CHARACTERISTICS, NEC V CC = 0 V; V EE = 5.5 V to 3.0 V (Note 7) 40 C 25 C 5 C Min Typ Max Min Typ Max Min Typ Max I EE Power Supply Current ma V OH Output HIGH Voltage (Note ) mv V O Output OW Voltage (Note ) mv V IH Input HIGH Voltage (Single Ended) mv V I Input OW Voltage (Single Ended) mv V IHCMR Input HIGH Voltage Common Mode Range (ifferential Configuration) (Note 9) V EE V EE V EE V I IH Input HIGH Current A I I Input OW Current A NOTE: evice will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. evice specification limit values are applied individually under normal operating conditions and not valid simultaneously. 7.Input and output parameters vary : with V CC..All loading with 50 to V CC 2.0 V. 9.V IHCMR min varies : with V EE, V IHCMR max varies : with V CC. The V IHCMR range is referenced to the most positive side of the differential input signal. Unit Table. AC CHARACTERISTICS V CC = 0 V; V EE = 3.0 V to 5.5 V or V CC = 3.0 V to 5.5 V; V EE = 0 V (Note 20) 40 C 25 C 5 C Min Typ Max Min Typ Max Min Typ Max f max Maximum Frequency (Figure 2) > 3 > 3 > 3 GHz t PH, ps t PH Propagation elay to Output ifferential CK, CK to Q, Q RESET to Q, Q t RR Reset Recovery ps t S t H t PW Setup Time Hold Time Minimum Pulse Width RESET t JITTER Cycle to Cycle Jitter (Figure 2).2 <.2 <.2 < ps t r Output Rise/Fall Times Q, Q t f (20% 0%) NOTE: evice will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. evice specification limit values are applied individually under normal operating conditions and not valid simultaneously. 20.Measured using a 750 mv source, 50% duty cycle clock source. All loading with 50 to V CC 2.0 V Unit ps ps ps 6
7 V OUTpp (mv) ÉÉÉÉÉ (JITTER) FREQUENCY (MHz) Figure 2. F max /Jitter Measured Simulated JITTER OUT ps (RMS) ÉÉ river evice Q Q Z o = 50 Z o = 50 Receiver evice V TT V TT = V CC 2.0 V Figure 3. Typical Termination for Output river and evice Evaluation (See Application Note AN020/ Termination of EC ogic evices.) 7
8 ORERING INFORMATION evice Package Shipping MC0EP5 SOIC 9 Units / Rail MC0EP5G SOIC 9 Units / Rail MC0EP5R2 SOIC 2500 / Tape & Reel MC0EP5R2G SOIC 2500 / Tape & Reel MC0EP5T 00 Units / Rail MC0EP5TG 00 Units / Rail MC0EP5TR / Tape & Reel MC0EP5TR2G 2500 / Tape & Reel MC0EP5MNR4 FN 000 / Tape & Reel MC0EP5MNR4G FN 000 / Tape & Reel MC00EP5 SOIC 9 Units / Rail MC00EP5G SOIC 9 Units / Rail MC00EP5R2 SOIC 2500 / Tape & Reel MC00EP5R2G SOIC 2500 / Tape & Reel MC00EP5T 00 Units / Rail MC00EP5TG 00 Units / Rail MC00EP5TR / Tape & Reel MC00EP5TR2G 2500 / Tape & Reel MC00EP5MNR4 FN 000 / Tape & Reel MC00EP5MNR4G FN 000 / Tape & Reel For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BR0/. Resource Reference of Application Notes AN405/ EC Clock istribution Techniques AN406/ esigning with PEC (EC at +5.0 V) AN503/ ECinPS I/O SPiCE Modeling Kit AN504/ Metastability and the ECinPS Family AN56/ Interfacing Between VS and EC AN642/ The EC Translator Guide AN00/ Odd Number Counters esign AN002/ Marking and ate Codes AN020/ Termination of EC ogic evices AN066/ Interfacing with ECinPS AN090/ AC s of EC evices
9 PACKAGE IMENSIONS SOIC NB CASE ISSUE AG 9
10 PACKAGE IMENSIONS T SUFFIX PASTIC TSSOP PACKAGE CASE 94R 02 ISSUE A 0.5 (0.006) T 0.5 (0.006) T U U S 2X /2 PIN IENT S 5 x A V K REF (0.004) M T U S V S B U F 0.25 (0.00) M NOTES:. IMENSIONING AN TOERANCING PER ANSI Y4.5M, CONTROING IMENSION: MIIMETER. 3. IMENSION A OES NOT INCUE MO FASH. PROTRUSIONS OR GATE BURRS. MO FASH OR GATE BURRS SHA NOT EXCEE 0.5 (0.006) PER SIE. 4. IMENSION B OES NOT INCUE INTEREA FASH OR PROTRUSION. INTEREA FASH OR PROTRUSION SHA NOT EXCEE 0.25 (0.00) PER SIE. 5. TERMINA NUMBERS ARE SHOWN FOR REFERENCE ONY. 6. IMENSION A AN B ARE TO BE ETERMINE AT ATUM PANE W. 0.0 (0.004) T SEATING PANE C G ETAI E ETAI E W MIIMETERS INCHES IM MIN MAX MIN MAX A B C F G 0.65 BSC BSC K BSC 0.93 BSC M
11 PACKAGE IMENSIONS FN CASE 506AA 0 ISSUE C PIN ONE REFERENCE A B NOTES:. IMENSIONING AN TOERANCING PER ASME Y4.5M, CONTROING IMENSION: MIIMETERS. 3. IMENSION b APPIES TO PATE TERMINA AN IS MEASURE BETWEEN 0.25 AN 0.30 MM FROM TERMINA. 4. COPANARITY APPIES TO THE EXPOSE PA AS WE AS THE TERMINAS. 2 X 0.0 C 2 X 0.0 ÇÇÇÇ ÇÇÇÇ ÇÇÇÇ C TOP VIEW E MIIMETERS IM MIN MAX A A A REF b BSC E 2.00 BSC E e 0.50 BSC K C A X SEATING PANE 0.0 C A SIE VIEW (A3) C 2 e/2 4 X e E2 K 5 X b 0.0 C 0.05 C A B NOTE 3 BOTTOM VIEW ECinPS is a trademark of Semiconductor Components Industries, C (SCIC). ON Semiconductor and are registered trademarks of Semiconductor Components Industries, C (SCIC). SCIC reserves the right to make changes without further notice to any products herein. SCIC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCIC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Typical parameters which may be provided in SCIC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including Typicals must be validated for each customer application by customer s technical experts. SCIC does not convey any license under its patent rights nor the rights of others. SCIC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCIC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCIC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCIC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCIC was negligent regarding the design or manufacture of the part. SCIC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBICATION ORERING INFORMATION ITERATURE FUFIMENT: iterature istribution Center for ON Semiconductor P.O. Box 632, Phoenix, Arizona USA Phone: or Toll Free USA/Canada Fax: or Toll Free USA/Canada orderlit@onsemi.com N. American Technical Support: Toll Free USA/Canada Japan: ON Semiconductor, Japan Customer Focus Center 2 9 Kamimeguro, Meguro ku, Tokyo, Japan Phone: ON Semiconductor Website: Order iterature: For additional information, please contact your local Sales Representative. MC0EP5/
MARKING DIAGRAMS* ORDERING INFORMATION 8 1 SO 8 D SUFFIX CASE 751 KEP51 ALYW HEP51 ALYW 8 1 TSSOP 8 DT SUFFIX CASE 948R KP51 ALYW
The MC0/EP5 is a differential clock flip flop with reset. The device is functionally equivalent to the E5 and VE5 devices. The reset input is an asynchronous, level triggered signal. ata enters the master
More informationMC100EL29. 5VНECL Dual Differential Data and Clock D Flip Flop With Set and Reset
MCE29 5НEC ual ifferential ata and Clock Flip Flop With Set and Reset escription The MCE29 is a dual master slave flip flop. The device features fully differential ata and Clock inputs as well as outputs.
More informationMC10ELT22, MC100ELT22. 5VНDual TTL to Differential PECL Translator
5VНual TTL to ifferential PECL Translator The MC0ELT/00ELT22 is a dual TTL to differential PECL translator. Because PECL (Positive ECL) levels are used only +5 V and ground are required. The small outline
More informationMC10EP08, MC100EP V / 5V ECL 2-Input Differential XOR/XNOR
MC0EP0, MC00EP0 3.3V / 5V ECL 2-Input ifferential XOR/XNOR escription The MC0/00EP0 is a differential XOR/XNOR gate. The EP0 is ideal for applications requiring the fastest AC performance available. The
More informationMC100LVELT20 Product Preview 3.3VНLVTTL/LVCMOS to Differential LVPECL Translator Description The MC100LVELT20 is a 3.3 V TTL/CMOS to differential PECL
Product Preview 3.3VНLVTTL/LVCMOS to ifferential LVPECL Translator escription The is a 3.3 V TTL/CMOS to differential PECL translator. Because PECL (Positive ECL) levels are used, only + 3.3 V and ground
More informationMC100EPT V LVTTL/LVCMOS to LVPECL Translator
MCEPT622 3.3V VTT/VCMOS to VPEC Translator Description The MCEPT622 is a 0 Bit VTT/VCMOS to VPEC translator. Because VPEC (Positive EC) levels are used only +3.3 V and ground are required. The device has
More informationMC100EL30. 5VНECL Triple D Flip Flop with Set and Reset
MCE30 5VНEC Triple Flip Flop with et and Reset The MCE30 is a triple master slave flip flop with differential outputs. ata enters the master latch when the clock input is OW and transfers to the slave
More informationMC100EPT VНLVTTL/LVCMOS to LVPECL Translator
3.3VНVTT/VCMOS to VPEC Translator The is a 10 Bit VTT/VCMOS to VPEC translator. Because VPEC (Positive EC) levels are used only +3.3 V and ground are required. The device has an OR ed enable input which
More informationMC100EPT V LVTTL/LVCMOS to LVPECL Translator Description The MC100EPT622 is a 10- Bit LVTTL/LVCMOS to LVPECL translator. Because LVPECL (Positiv
3.3V VTT/VCMOS to VPEC Translator Description The is a 0- Bit VTT/VCMOS to VPEC translator. Because VPEC (Positive EC) levels are used only +3.3 V and ground are required. The device has an OR- ed enable
More informationMC10E137, MC100E VНECL 8-Bit Ripple Counter
5 VНEC 8-Bit Ripple Counter escription The MC10E/100E137 is a very high speed binary ripple counter. The two least significant bits were designed with very fast edge rates while the more significant bits
More informationMC100EP16VS. 3.3V / 5V ECL Differential Receiver/Driver with Variable Output Swing
3.3V / 5V ECL ifferential Receiver/river with Variable Output Swing escription The MC00EP6VS is a differential receiver with variable output amplitude. The device is functionally equivalent to the 00EP6
More informationMC10H603, MC100H Bit Latch ECL to TTL Translator
9 Bit atch EC to TT Tralator escription The MC10/100603 is a 9 bit, dual supply EC to TT tralator. evices in the ON Semiconductor 9 bit tralator series utilize the 28 lead PCC for optimal power pinning,
More informationMC100EL14. 5V ECL 1:5 Clock Distribution Chip
MC100E14 5V EC 1:5 Clock Distribution Chip The MC100E14 is a low skew 1:5 clock distribution chip designed explicitly for low skew clock distribution applications. The V BB pin, an internally generated
More informationMC10EL16, MC100EL V ECL Differential Receiver
MC0EL6, MC00EL6 5.0 V ECL ifferential Receiver The MC0EL/00EL6 is a differential receiver. The device is functionally equivalent to the E6 device with higher performance capabilities. With output transition
More informationMC100LVEP V / 3.3V ECL 2-Input Differential AND/NAND
M00VEP05 2.5V / 3.3V E 2-Input ifferential AN/NAN escription The M00VEP05 is a 2 input differential AN/NAN gate. The M00VEP05 is the low voltage version of the M00EP05 and is functionally equivalent to
More informationMC10EP142, MC100EP V / 5 VНECL 9 Bit Shift Register
MCEP42, MCEP42 3.3 V / 5 VНECL 9 Bit Shift Register The MCEP/EP42 is a 9 bit shift register, designed with byte-parity applications in mind. The MC/EP42 is capable of performing serial/parallel data into
More information74HCT157. Quad 2 Input Data Selectors / Multiplexers. High Performance Silicon Gate CMOS
74HCT57 Quad 2 Input Data Selectors / Multiplexers High Performance Silicon Gate CMOS The 74HCT57 is identical in pinout to the S57. The device inputs are compatible with standard CMOS outputs; with pullup
More informationNBXDBA V, MHz / MHz LVPECL Clock Oscillator
. V, 106.25 MHz / 212.5 MHz LVPECL Clock Oscillator The NBXBA012 dual frequency crystal oscillator (XO) is designed to meet today s requirements for. V LVPECL clock generation applications. The device
More informationLOGIC DIAGRAM AND PINOUT ASSIGNMENT V CC TTL PECL 3. MARKING DIAGRAMS* ORDERING INFORMATION PIN DESCRIPTION HLT20 ALYW KLT20 ALYW
The MC0ELT/00ELT20 is a TTL to differential PECL translator. Because PECL (Positive ECL) levels are used, only +5 V and ground are required. The small outline -lead package and the single gate of the ELT20
More informationNL27WZ07. Dual Buffer with Open Drain Outputs
Dual Buffer with Open Drain Outputs The N27WZ07 is a high performance dual buffer with open drain outputs operating from a.5 to 5.5 V supply. The internal circuit is composed of multiple stages, including
More informationMC10EP57, MC100EP V / 5V ECL 4:1 Differential Multiplexer
3.3V / 5V ECL 4:1 Differential Multiplexer Description The MC10/100EP57 is a fully differential 4:1 multiplexer. By leaving the SEL1 line open (pulled LOW via the input pulldown resistors) the device can
More informationNL27WZ17. Dual Non-Inverting Schmitt Trigger Buffer
Dual Non-Inverting Schmitt Trigger Buffer The N7WZ7 is a high performance dual buffer operating from a to supply. At =, high impedance TT compatible inputs significantly reduce current loading to input
More informationMC10H645. 1:9 TTL Clock Driver
MC10645 1:9 TT Clock Driver Description The MC10645 is a single supply, low skew, TT I/O 1:9 Clock Driver. Devices in the 600 clock driver family utilizes the PCC 28 for optimal power and signal pin placement.
More informationMC100EP016A. 3.3 VНECL 8 Bit Synchronous Binary Up Counter
3.3 VНEC 8 Bit Synchronous Binary Up Counter Description The MC100EP016A is a high speed synchronous, presettable, cascadeable 8 bit binary counter. Architecture and operation are the same as the ECinPS
More informationNBXDBA V, 75 MHz / 150 MHz LVPECL Clock Oscillator
. V, 75 MHz / 150 MHz LVPECL Clock Oscillator The NBXBA009 dual frequency crystal oscillator (XO) is designed to meet today s requirements for. V LVPECL clock generation applications. The device uses a
More informationMC10H600, MC100H Bit TTL to ECL Translator
MC10600, MC100600 9 Bit TT to EC Translator Description The MC10/100600 is a 9 bit, dual supply TT to EC translator. Devices in the ON Semiconductor 9 bit translator series utilize the PCC 28 for optimal
More informationMC10E136, MC100E136. 5VНECL 6-Bit Universal Up/Down Counter
5VНEC 6-Bit Universal Up/own Counter escription The MC10E/100E136 is a 6-bit synchronous, presettable, cascadable universal counter. The device generates a look-ahead-carry output and accepts a look-ahead-carry
More informationNB3N502/D. 14 MHz to 190 MHz PLL Clock Multiplier
4 MHz to 90 MHz PLL Clock Multiplier Description The NB3N502 is a clock multiplier device that generates a low jitter, TTL/CMOS level output clock which is a precise multiple of the external input reference
More informationNB7V52M. 1.8V / 2.5V Differential D Flip-Flop w/ Reset and CML Outputs. Multi Level Inputs w/ Internal Termination
1.8V / 2.5V ifferential Flip-Flop w/ Reset and CML Outputs Multi Level Inputs w/ Internal Termination escription The is a 10 GHz differential flip flop with a differential asynchronous Reset. The differential
More informationNBXDBA019, NBXHBA019, NBXSBA V, 125 MHz / 250 MHz LVPECL Clock Oscillator
NBXBA019, NBXHBA019, NBXSBA019. V, 15 MHz / 50 MHz LVPECL Clock Oscillator The single and dual frequency crystal oscillator (XO) is designed to meet today s requirements for. V LVPECL clock generation
More informationNBXSBA /3.3 V, MHz LVPECL Clock Oscillator
2.5/. V, 5. MHz LVPECL Clock Oscillator The NBXSBA051, single frequency, crystal oscillator (XO) is designed to meet today s requirements for 2.5/. V LVPECL clock generation applications. The device uses
More informationNBXDBA V, 62.5 MHz / 125 MHz LVPECL Clock Oscillator
. V, 62.5 MHz / 125 MHz LVPECL Clock Oscillator The NBXBA014 dual frequency crystal oscillator (XO) is designed to meet today s requirements for. V LVPECL clock generation applications. The device uses
More informationNBXSBA024, NBXSBB024, NBXMBB V / 3.3 V, MHz LVPECL Clock Oscillator
NBXSBA0, NBXSBB0, NBXMBB0.5 V /. V, 6.08 MHz LVPECL Clock Oscillator The single frequency, crystal oscillator (XO) is designed to meet today s requirements for.5 V /. V LVPECL clock generation applications.
More informationNBXHGA /3.3 V, MHz LVPECL Clock Oscillator
2.5/. V, 125.00 MHz LVPECL Clock Oscillator The NBXHGA019, single frequency, crystal oscillator (XO) is designed to meet today s requirements for 2.5/. V LVPECL clock generation applications. The device
More informationNB4N855S 3.3 V, 1.5 Gb/s Dual AnyLevel to LVDS Receiver/Driver/Buffer/ Translator
3.3 V,.5 Gb/s ual AnyLevel to LVS Receiver/river/Buffer/ Translator escription NB4N55S is a clock or data Receiver/river/Buffer/Translator capable of translating AnyLevel input signal (LVPECL, CML, HSTL,
More informationMC100EPT22/D. MARKING DIAGRAMS* ORDERING INFORMATION SO 8 D SUFFIX CASE 751 KPT22 ALYW TSSOP 8 DT SUFFIX CASE 948R KA22 ALYW
The MC00EPT22 is a dual LVTTL/LVCMOS to differential LVPECL translator. Because LVPECL (Positive ECL) levels are used only +3.3 V and ground are required. The small outline lead package and the single
More informationNTJS3151P. Trench Power MOSFET. 12 V, 3.3 A, Single P Channel, ESD Protected SC 88
NTJS5P Trench Power MOSFET V,. A, Single P Channel, ES Protected SC 88 Features Leading Trench Technology for Low R S(ON) Extending Battery Life SC 88 Small Outline (x mm, SC7 Equivalent) Gate iodes for
More informationNBXDPA V / 3.3 V, MHz / MHz LVDS Clock Oscillator
2.5 V / 3.3 V, 156.25 MHz / 312.5 MHz LVS Clock Oscillator The NBXPA017 dual frequency crystal oscillator (XO) is designed to meet today s requirements for 2.5 V and 3.3 V LVS clock generation applications.
More informationNB6L V / 3.3V Differential 2 X 2 Crosspoint Switch with LVPECL Outputs. Multi-Level Inputs w/ Internal Termination
.5V / 3.3V ifferential X Crosspoint Switch with LVPECL Outputs Multi-Level Inputs w/ Internal Termination escription The NB6L7 is a clock or data high-bandwidth fully differential x Crosspoint Switch with
More informationNBVSPA V, MHz LVDS Voltage-Controlled Clock Oscillator (VCXO) PureEdge Product Series
2.5 V, 212.00 MHz LVS Voltage-Controlled Clock Oscillator (VCXO) PureEdge Product Series The NBVSPA01 voltage controlled crystal oscillator (VCXO) is designed to meet today s requirements for 2.5 V LVS
More informationNBXDPA V / 3.3 V, 125 MHz / 250 MHz LVDS Clock Oscillator
2.5 V / 3.3 V, 125 MHz / 250 MHz LVS Clock Oscillator The NBXPA019 dual frequency crystal oscillator (XO) is designed to meet today s requirements for 2.5 V and 3.3 V LVS clock generation applications.
More informationMARKING DIAGRAMS* ORDERING INFORMATION KPT23 ALYW SO 8 D SUFFIX CASE 751 TSSOP 8 DT SUFFIX CASE 948R KA23 ALYW
The MC00EPT23 is a dual differential LVPECL to LVTTL translator. Because LVPECL (Positive ECL) levels are used, only +3.3 V and ground are required. The small outline -lead package and the dual gate design
More informationMC10H352. Quad CMOS to PECL* Translator
Quad CMOS to PECL* Translator Description The MC10H352 is a quad translator for interfacing data between a CMOS logic section and the PECL section of digital systems when only a +5.0 Vdc power supply is
More informationMC10E137, MC100E VНECL 8-Bit Ripple Counter
5 НEC 8-Bit ipple Counter escription The MC10E/100E137 is a very high speed binary ripple counter. The two least significant bits were designed with very fast edge rates while the more significant bits
More informationNTMFS5C604NL. Power MOSFET. 60 V, 1.2 m, 276 A, Single N Channel
NTMFSC64NL Power MOSFET 6 V,. m, 76 A, Single N Channel Features Small Footprint (x6 mm) for Compact esign Low R S(on) to Minimize Conduction Losses Low Q G and Capacitance to Minimize river Losses These
More informationNUP4302MR6T1G. Schottky Diode Array for Four Data Line ESD Protection
Schottky Diode Array for Four Data Line ESD Protection The NUP432MR6 is designed to protect high speed data line interface from ESD, EFT and lighting. Features Very Low Forward Voltage Drop Fast Switching
More informationNTMFS5H409NL. Power MOSFET. 40 V, 1.1 m, 270 A, Single N Channel
Power MOSFET 4 V,. m, 7 A, Single N Channel Features Small Footprint (5x6 mm) for Compact esign Low R S(on) to Minimize Conduction Losses Low Q G and Capacitance to Minimize river Losses These evices are
More informationNBSG53ABAR2. 2.5V/3.3VНSiGe Selectable Differential Clock and Data D Flip Flop/Clock Divider with Reset and OLS*
NBSG3A.V/3.3VНSiGe Selectable Differential Clock and Data D Flip Flop/Clock Divider with Reset and OLS* The NBSG3A is a multi-function differential D flip-flop (DFF) or fixed divide by two (DIV/) clock
More informationNB3N508S. 3.3V, 216 MHz PureEdge VCXO Clock Generator with M LVDS Output
3.3V, 216 MHz PureEdge VCXO Clock Generator with M LVDS Output Description The NB3N508S is a high precision, low phase noise Voltage Controlled Crystal Oscillator (VCXO) and phase lock loop (PLL) that
More informationLOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION
The SN74LS64 is a high speed 8-Bit Serial-In Parallel-Out Shift Register. Serial data is entered through a 2-Input AN gate synchronous with the LOW to HIGH transition of the clock. The device features
More informationNB7L32M. 2.5V/3.3V, 14GHz 2 Clock Divider w/cml Output and Internal Termination
2.5V/3.3V, 14GHz 2 Clock ivider w/cml Output and Internal Termination escription The NB7L32M is an integrated 2 divider with differential clock inputs and asynchronous reset. ifferential clock inputs incorporate
More informationMC100EP V 2:1:9 Differential HSTL/PECL/LVDS to HSTL Clock Driver with LVTTL Clock Select and Enable
3.3 2:: Differential HSTL/PECL/LDS to HSTL Clock Driver with LTTL Clock Select and Enable Description The MC00EP80 is a low skew 2:: differential clock driver, designed with clock distribution in mind,
More informationNTMFS4936NCT3G. NTMFS4936NC Power MOSFET 30 V, 79 A, Single N Channel, SO 8 FL
NTMFS4936N, NTMFS4936NC Power MOSFET 3 V, 79 A, Single N Channel, Features Low R S(on), Low Capacitance and Optimized Gate Charge to Minimize Conduction, river and Switching Losses Next Generation Enhanced
More informationNTR4170NT3G. Power MOSFET. 30 V, 3.1 A, Single N Channel, SOT 23
NTR47N Power MOSFET V,. A, Single N Channel, SOT Features Low R S(on) Low Gate Charge Low Threshold Voltage Halide Free This is a Pb Free evice Applications Power Converters for Portables Battery Management
More informationNTMFS4H01N Power MOSFET
NTMFS4HN Power MOSFET V, 334 A, Single N Channel, SO 8FL Features Optimized esign to Minimize Conduction and Switching Losses Optimized Package to Minimize Parasitic Inductances Optimized material for
More informationNB6L V/3.3 V Multilevel Input to Differential LVPECL/LVNECL 1:2 Clock or Data Fanout Buffer/Translator
.5 V/3.3 V Multilevel Input to ifferential LVPECL/LVNECL : Clock or ata Fanout Buffer/Translator The NB6L is an enhanced differential : clock or data fanout buffer/translator. The device has the same pinout
More informationNTHS2101P. Power MOSFET. 8.0 V, 7.5 A P Channel ChipFET
NTHSP Power MOSFET. V,. A P Channel ChipFET Features Offers an Ultra Low R S(on) Solution in the ChipFET Package Miniature ChipFET Package % Smaller Footprint than TSOP making it an Ideal evice for Applications
More informationNTF2955. Power MOSFET. 60 V, 2.6 A, Single P Channel SOT 223
NTF955 Power MOSFET V,. A, Single P Channel SOT Features TMOS7 Design for low R DS(on) Withstands High Energy in Avalanche and Commutation Modes Pb Free Package is Available Applications Power Supplies
More information7WB Bit Bus Switch. The 7WB3126 is an advanced high speed low power 2 bit bus switch in ultra small footprints.
2-Bit Bus Switch The WB326 is an advanced high speed low power 2 bit bus switch in ultra small footprints. Features High Speed: t PD = 0.25 ns (Max) @ V CC = 4.5 V 3 Switch Connection Between 2 Ports Power
More informationNTS2101P. Power MOSFET. 8.0 V, 1.4 A, Single P Channel, SC 70
NTS11P Power MOSFET 8. V, 1.4 A, Single P Channel, SC 7 Features Leading Trench Technology for Low R DS(on) Extending Battery Life 1.8 V Rated for Low Voltage Gate Drive SC 7 Surface Mount for Small Footprint
More informationEMF5XV6T5G. Power Management, Dual Transistors. NPN Silicon Surface Mount Transistors with Monolithic Bias Resistor Network
Preferred Devices Power Management, Dual Transistors NPN Silicon Surface Mount Transistors with Monolithic Bias Resistor Network Features Simplifies Circuit Design Reduces Board Space Reduces Component
More informationNVTFS5124PL. Power MOSFET 60 V, 6 A, 260 m, Single P Channel
Power MOSFET V, A, m, Single P Channel Features Small Footprint (3.3 x 3.3 mm) for Compact esign Low R S(on) to Minimize Conduction Losses Low Q G and Capacitance to Minimize river Losses NVTFS5PLWF Wettable
More informationNVTFS5826NL. Power MOSFET 60 V, 24 m, 20 A, Single N Channel
Power MOSFET 6 V, 24 m, 2 A, Single N Channel Features Small Footprint (3.3 x 3.3 mm) for Compact esign Low R S(on) to Minimize Conduction Losses Low Capacitance to Minimize river Losses NVTFS5826NLWF
More informationMC GHz Low Power Prescaler With Stand-By Mode
2.5 GHz Low Power Prescaler With Stand-By Mode Description The M1295 is a single modulus prescaler for low power frequency division of a 2.5 GHz high frequency input signal. MOSAI V technology is utilized
More informationMC10EP142, MC100EP V / 5 VНECL 9 Bit Shift Register
MC0EP42, MCEP42 3.3 V / 5 VНECL Bit Shift Register The MC0EP/EP42 is a bit shift register, designed with byte-parity applications in mind. The MC0/EP42 is capable of performing serial/parallel data into
More informationNVTFS5116PL. Power MOSFET. 60 V, 14 A, 52 m, Single P Channel
Power MOSFET 6 V, 4 A, 52 m, Single P Channel Features Small Footprint (3.3 x 3.3 mm) for Compact esign Low R S(on) to Minimize Conduction Losses Low Capacitance to Minimize river Losses NVTFS56PLWF Wettable
More informationNB3N853531E. 3.3 V Xtal or LVTTL/LVCMOS Input 2:1 MUX to 1:4 LVPECL Fanout Buffer
3.3 V Xtal or LVTTL/LVCMOS Input 2:1 MUX to 1:4 LVPECL Fanout Buffer Description The NB3N853531E is a low skew 3.3 V supply 1:4 clock distribution fanout buffer. An input MUX selects either a Fundamental
More informationP2I2305NZ. 3.3V 1:5 Clock Buffer
3.3V :5 Clock Buffer Functional Description P2I2305NZ is a low cost high speed buffer designed to accept one clock input and distribute up to five clocks in mobile PC systems and desktop PC systems. The
More informationMMSZ4678ET1 Series. Zener Voltage Regulators. 500 mw SOD 123 Surface Mount
MMSZ4678ET Series Zener Voltage Regulators 5 mw SOD 3 Surface Mount Three complete series of Zener diodes are offered in the convenient, surface mount plastic SOD 3 package. These devices provide a convenient
More informationNTD7N ELECTRICAL CHARACTERISTICS ( unless otherwise stated) Parameter Symbol Test Condition Min Typ Max Unit OFF CHARACTERISTICS Drain to Source Break
NTD7N Power MOSFET V, 8 A, Single N Channel, Features Low R DS(on) High Current Capability Low Gate Charge These are Pb Free Devices Applications Electronic Brake Systems Electronic Power Steering Bridge
More informationNTLJD4116NT1G. Power MOSFET. 30 V, 4.6 A, Cool Dual N Channel, 2x2 mm WDFN Package
NTLJDN Power MOSFET V,. A, Cool Dual N Channel, x mm WDFN Package Features WDFN Package Provides Exposed Drain Pad for Excellent Thermal Conduction x mm Footprint Same as SC 88 Lowest R DS(on) Solution
More informationNB2879A. Low Power, Reduced EMI Clock Synthesizer
Low Power, Reduced EMI Clock Synthesizer The NB2879A is a versatile spread spectrum frequency modulator designed specifically for a wide range of clock frequencies. The NB2879A reduces ElectroMagnetic
More informationNTMD4840NR2G. Power MOSFET 30 V, 7.5 A, Dual N Channel, SOIC 8
NTMDN Power MOSFET 3 V, 7. A, Dual N Channel, SOIC Features Low R DS(on) to Minimize Conduction Losses Low Capacitance to Minimize Driver Losses Optimized Gate Charge to Minimize Switching Losses Dual
More informationMUN5211DW1T1 Series. NPN Silicon Surface Mount Transistors with Monolithic Bias Resistor Network
MUNDWT Series Preferred Devices Dual Bias Resistor Transistors NPN Silicon Surface Mount Transistors with Monolithic Bias Resistor Network The BRT (Bias Resistor Transistor) contains a single transistor
More informationMC10EP51, MC100EP V / 5V ECL D Flip-Flop with Reset and Differential Clock
3.3V / 5V E Flip-Flop with Reset and ifferential lock escription The M0/00EP5 is a differential clock flip flop with reset. The device is functionally equivalent to the E5 and VE5 devices. The reset input
More informationNTMD4184PFR2G. Power MOSFET and Schottky Diode -30 V, -4.0 A, Single P-Channel with 20 V, 2.2 A, Schottky Barrier Diode Features
NTMDPF Power MOSFET and Schottky Diode -3 V, -. A, Single P-Channel with V,. A, Schottky Barrier Diode Features FETKY Surface Mount Package Saves Board Space Independent Pin-Out for MOSFET and Schottky
More informationMBRD835LT4G. SWITCHMODE Power Rectifier. DPAK Surface Mount Package SCHOTTKY BARRIER RECTIFIER 8.0 AMPERES, 35 VOLTS
MBRD8L Preferred Device SWITCHMODE Power Rectifier Surface Mount Package This SWITCHMODE power rectifier which uses the Schottky Barrier principle with a proprietary barrier metal, is designed for use
More informationMBRB20200CT. SWITCHMODE Power Rectifier. Dual Schottky Rectifier SCHOTTKY BARRIER RECTIFIER 20 AMPERES, 200 V
MBRBCT SWITCHMODE Power Rectifier Dual Schottky Rectifier This device uses the Schottky Barrier technology with a platinum barrier metal. This state of the art device is designed for use in high frequency
More informationNB6N11S. 3.3 V 1:2 AnyLevel Input to LVDS Fanout Buffer / Translator
NB6NS 3.3 V :2 AnyLevel Input to LVS Fanout Buffer / Translator escription The NB6NS is a differential :2 Clock or ata Receiver and will accept AnyLevel input signals: LVPECL, CML, LVCMOS, LVTTL, or LVS.
More informationNB3N106K. 3.3V Differential 1:6 Fanout Clock Driver with HCSL Outputs
3.3V Differential 1:6 Fanout Clock Driver with HCSL Outputs Description The is a differential 1:6 Clock fanout buffer with High speed Current Steering Logic (HCSL) outputs optimized for ultra low propagation
More informationNTTFS5116PLTWG. Power MOSFET 60 V, 20 A, 52 m. Low R DS(on) Fast Switching These Devices are Pb Free and are RoHS Compliant
Power MOSFET 6 V, 2 A, 52 m Features Low R DS(on) Fast Switching These Devices are Pb Free and are RoHS Compliant Applications Load Switches DC Motor Control DC DC Conversion MAXIMUM RATINGS ( unless otherwise
More informationNTMD4820NR2G. Power MOSFET 30 V, 8 A, Dual N Channel, SOIC 8
NTMDN Power MOSFET V, A, Dual N Channel, SOIC Features Low R DS(on) to Minimize Conduction Losses Low Capacitance to Minimize Driver Losses Optimized Gate Charge to Minimize Switching Losses Dual SOIC
More informationNTMS5835NL. Power MOSFET 40 V, 12 A, 10 m
Power MOSFET V, 2 A, m Features Low R DS(on) Low Capacitance Optimized Gate Charge These Devices are Pb Free, Halogen Free/BFR Free and are RoHS Compliant MAXIMUM RATINGS ( unless otherwise stated) Parameter
More informationMC10E155, MC100E155. 5VНECL 6 Bit 2:1 Mux Latch
5VНECL 6 Bit 2:1 Mux Latch escription The MC10E/100E155 contains six 2:1 multiplexers followed by transparent latches with single ended outputs. When both Latch Enables (L1, L2) are LOW, the latch is transparent,
More informationBC517G. Darlington Transistors. NPN Silicon. Pb Free Packages are Available* Features. MAXIMUM RATINGS THERMAL CHARACTERISTICS
Darlington Transistors NPN Silicon Features Pb Free Packages are Available* COLLECTOR 1 MAXIMUM RATINGS Rating Symbol Value Unit Collector Emitter Voltage V CES 30 Collector Base Voltage V CB 40 Collector
More informationECLinPS Plus Device Data
BR53/D Rev., Jan-2000 ECinPS Plus Device Data ON Semiconductor Formerly a Division of Motorola ECinPS Plus Device Data Advanced EC in Picoseconds BR53/D Rev., Jan 2000 SCIC, 2000 Previous Edition 999 All
More informationNTMS5838NL. Power MOSFET 40 V, 7.5 A, 20 m
Power MOSFET V, 7.5 A, 2 m Features Low R DS(on) Low Capacitance Optimized Gate Charge These Devices are Pb Free, Halogen Free/BFR Free and are RoHS Compliant MAXIMUM RATINGS ( unless otherwise stated)
More informationP3P85R01A. 3.3V, 75 MHz to 200 MHz LVCMOS TIMING SAFE Peak EMI Reduction Device
3.3V, 75 MHz to 200 MHz LVCMOS TIMING SAFE Peak EMI Reduction Device Functional Description P3P85R0A is a versatile, 3.3 V, LVCMOS, wide frequency range, TIMING SAFE Peak EMI reduction device. TIMING SAFE
More informationMMSZ2V4T1 Series. Zener Voltage Regulators. 500 mw SOD 123 Surface Mount
MMSZVT Series Zener Voltage Regulators 5 mw SOD 3 Surface Mount Three complete series of Zener diodes are offered in the convenient, surface mount plastic SOD 3 package. These devices provide a convenient
More informationPCS2I2309NZ. 3.3 V 1:9 Clock Buffer
. V 1:9 Clock Buffer Functional Description PCS2I209NZ is a low cost high speed buffer designed to accept one clock input and distribute up to nine clocks in mobile PC systems and desktop PC systems. The
More informationNTTFS5820NLTWG. Power MOSFET. 60 V, 37 A, 11.5 m. Low R DS(on) Low Capacitance Optimized Gate Charge These Devices are Pb Free and are RoHS Compliant
NTTFS582NL Power MOSFET 6 V, 37 A,.5 m Features Low R DS(on) Low Capacitance Optimized Gate Charge These Devices are Pb Free and are RoHS Compliant MAXIMUM RATINGS ( unless otherwise stated) Parameter
More informationMPS5172G. General Purpose Transistor. NPN Silicon. Pb Free Packages are Available* Features. MAXIMUM RATINGS THERMAL CHARACTERISTICS
General Purpose Transistor NPN Silicon Features Pb Free Packages are Available* MAXIMUM RATINGS Rating Symbol Value Unit Collector Emitter Voltage V CEO 25 Vdc Collector Base Voltage V CBO 25 Vdc Emitter
More informationNTGD4167C. Power MOSFET Complementary, 30 V, +2.9/ 2.2 A, TSOP 6 Dual
Power MOSFET Complementary, 3 V, +.9/. A, TSOP 6 Dual Features Complementary N Channel and P Channel MOSFET Small Size (3 x 3 mm) Dual TSOP 6 Package Leading Edge Trench Technology for Low On Resistance
More informationNCV1009ZG. 2.5 Volt Reference
V9 2.5 Volt Reference The V9 is a precision trimmed 2.5 V ±5. mv shunt regulator diode. The low dynamic impedance and wide operating current range enhances its versatility. The tight reference tolerance
More informationMJD44H11 (NPN) MJD45H11 (PNP) Complementary Power Transistors. DPAK For Surface Mount Applications
MJDH (NPN) MJD5H (PNP) Complementary Power Transistors For Surface Mount Applications Designed for general purpose power and switching such as output or driver stages in applications such as switching
More informationNB3V8312C. Ultra-Low Jitter, Low Skew 1:12 LVCMOS/LVTTL Fanout Buffer
Ultra-Low Jitter, Low Skew : LCMOS/LTTL Fanout Buffer The is a high performance, low skew LCMOS fanout buffer which can distribute ultra low jitter clocks from an LCMOS/LTTL input up to 50 MHz. The LCMOS
More informationNB4L V / 3.3V Differential LVPECL 2x2 Clock Switch and Low Skew Fanout Buffer
2.5V / 3.3V Differential LVPECL 2x2 Clock Switch and Low Skew Fanout Buffer Description The NB4L6254 is a differential 2x2 clock switch and drives precisely aligned clock signals through its LVPECL fanout
More informationNSTB1005DXV5T1, NSTB1005DXV5T5. Dual Common Base Collector Bias Resistor Transistors
NSTB005DXV5T, NSTB005DXV5T5 Preferred Devices Dual Common Base Collector Bias Resistor Transistors NPN and PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network The BRT (Bias Resistor
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. Preferred Device Small Signal MOSFET 500 ma, 60 Volts N Channel Features
More informationNSQA6V8AW5T2 Series Transient Voltage Suppressor
Transient Voltage Suppressor ESD Protection Diode with Low Clamping Voltage This integrated transient voltage suppressor device (TVS) is designed for applications requiring transient overvoltage protection.
More information