MC10EP08, MC100EP V / 5V ECL 2-Input Differential XOR/XNOR
|
|
- Homer Chapman
- 5 years ago
- Views:
Transcription
1 MC0EP0, MC00EP0 3.3V / 5V ECL 2-Input ifferential XOR/XNOR escription The MC0/00EP0 is a differential XOR/XNOR gate. The EP0 is ideal for applications requiring the fastest AC performance available. The 00 Series contains temperature compensation. Features 250 ps Typical Propagation elay Maximum Frequency > 3 GHz Typical PECL Mode Operating Range: V CC = 3.0 V to 5.5 V with V EE = 0 V NECL Mode Operating Range: V CC = 0 V with V EE = 3.0 V to 5.5 V Open Input efault State Safety Clamp on Inputs Q Output Will efault LOW with Inputs Open or at V EE Pb Free Packages are Available SOIC SUFFIX CASE 75 T SUFFIX CASE 94R MARKING IAGRAMS* HEP0 ALYW HP0 ALYW KEP0 ALYW KP02 ALYW FN MN SUFFIX CASE 506AA 4 5J 4 2Y H K 5J 2Y = MC0 = MC00 = MC0 = MC00 = ate Code A L Y W = Assembly Location = Wafer Lot = Year = Work Week = Pb Free Package (Note: Microdot may be in either location) *For additional marking information, refer to Application Note AN002/. ORERING INFORMATION See detailed ordering and shipping information in the package dimensions section on page of this data sheet. Semiconductor Components Industries, LLC, 200 Publication Order Number: MC0EP0/
2 MC0EP0, MC00EP0 Table. PIN ESCRIPTION 0 V CC PIN 0,, 0, FUNCTION ECL ata Inputs Q, Q ECL ata Outputs Q V CC V EE Positive Supply Negative Supply 3 6 Q EP (FN only) Thermal exposed pad must be connected to a sufficient thermal conduit. Electrically connect to the most negative supply (GN) or leave unconnected, floating open. Table 2. TRUTH TABLE 0* * 0** ** Q Q 4 5 V EE L L H H L H L H H L H L H L L H H L H H L L L H Figure. Lead Pinout (Top View) and Logic iagram * Pins will default LOW when left open. ** Pins will default to 0.666% of V CC when left open. Table 3. ATTRIBUTES Characteristics Internal Input Pulldown Resistor Internal Input Pullup Resistor ES Protection Human Body Model Machine Model Charged evice Model Value 75 k 37.5 k > 4 kv > 200 V > 2 kv Moisture Sensitivity, Indefinite Time Out of rypack (Note ) Pb Pkg Pb Free Pkg SOIC FN Level Level Level Level Level 3 Level Flammability Rating Oxygen Index: 2 to 34 UL 94 V 0.25 in Transistor Count Meets or exceeds JEEC Spec EIA/JES7 IC Latchup Test. For additional information, see Application Note AN003/. 35 evices 2
3 MC0EP0, MC00EP0 Table 4. MAXIMUM RATINGS Symbol Parameter Condition Condition 2 Rating Unit V CC PECL Mode Power Supply V EE = 0 V 6 V V EE NECL Mode Power Supply V CC = 0 V 6 V V I PECL Mode Input Voltage NECL Mode Input Voltage V EE = 0 V V CC = 0 V I out Output Current Continuous Surge V I V CC 6 V I V EE 6 T A Operating Temperature Range 40 to +5 C T stg Storage Temperature Range 65 to +50 C JA Thermal Resistance (Junction to Ambient) 0 lfpm 500 lfpm SOIC SOIC JC Thermal Resistance (Junction to Case) Standard Board SOIC 4 to 44 JA Thermal Resistance (Junction to Ambient) 0 lfpm 500 lfpm JC Thermal Resistance (Junction to Case) Standard Board 4 to 44 JA Thermal Resistance (Junction to Ambient) 0 lfpm 500 lfpm T sol Wave Solder Pb Pb Free <2 to 3 24 C <2 to C FN FN JC Thermal Resistance (Junction to Case) (Note 2) FN 35 to 40 Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 2. JEEC standard multilayer board 2S2P (2 signal, 2 power) V V ma ma C Table 5. 0EP C CHARACTERISTICS, PECL V CC = 3.3 V, V EE = 0 V (Note 3) 40 C 25 C 5 C I EE Power Supply Current ma V OH Output HIGH Voltage (Note 4) mv V OL Output LOW Voltage (Note 4) mv V IH Input HIGH Voltage (Single Ended) mv V IL Input LOW Voltage (Single Ended) mv V IHCMR Input HIGH Voltage Common Mode Range (ifferential Configuration) (Note 5) V I IH Input HIGH Current A I IL Input LOW Current NOTE: evice will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit operating temperature range. Functional operation of the device exceeding these conditions is not implied. evice specification limit 3. Input and output parameters vary : with V CC. V EE can vary +0.3 V to 2.2 V. 4. All loading with 50 to V CC 2.0 V. 5. V IHCMR min varies : with V EE, V IHCMR max varies : with V CC. The V IHCMR range is referenced to the most positive side of the differential input signal. A 3
4 MC0EP0, MC00EP0 Table. 00EP C CHARACTERISTICS, PECL V CC = 3.3 V, V EE = 0 V (Note 2) 40 C 25 C 5 C I EE Power Supply Current ma V OH Output HIGH Voltage (Note 3) mv V OL Output LOW Voltage (Note 3) mv V IH Input HIGH Voltage (Single Ended) mv V IL Input LOW Voltage (Single Ended) mv V IHCMR Input HIGH Voltage Common Mode Range (ifferential Configuration) (Note 4) V I IH Input HIGH Current A I IL put LOW Current NOTE: evice will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit operating temperature range. Functional operation of the device exceeding these conditions is not implied. evice specification limit 2.Input and output parameters vary : with V CC. V EE can vary +0.3 V to 2.2 V. 3.All loading with 50 to V CC 2.0 V. 4.V IHCMR min varies : with V EE, V IHCMR max varies : with V CC. The V IHCMR range is referenced to the most positive side of the differential input signal. A Table 9. 00EP C CHARACTERISTICS, PECL V CC = 5.0 V, V EE = 0 V (Note 5) 40 C 25 C 5 C I EE Power Supply Current ma V OH Output HIGH Voltage (Note 6) mv V OL Output LOW Voltage (Note 6) mv V IH Input HIGH Voltage (Single Ended) mv V IL Input LOW Voltage (Single Ended) mv V IHCMR Input HIGH Voltage Common Mode Range (ifferential Configuration) (Note 7) V I IH Input HIGH Current A I IL Input LOW Current NOTE: evice will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit operating temperature range. Functional operation of the device exceeding these conditions is not implied. evice specification limit 5.Input and output parameters vary : with V CC. V EE can vary +2.0 V to V. 6.All loading with 50 to V CC 2.0 V. 7.V IHCMR min varies : with V EE, V IHCMR max varies : with V CC. The V IHCMR range is referenced to the most positive side of the differential input signal. A 5
5 MC0EP0, MC00EP0 Table 0. 00EP C CHARACTERISTICS, NECL V CC = 0 V; V EE = 5.5 V to 3.0 V (Note ) 40 C 25 C 5 C I EE Power Supply Current ma V OH Output HIGH Voltage (Note 9) mv V OL Output LOW Voltage (Note 9) mv V IH Input HIGH Voltage (Single Ended) mv V IL Input LOW Voltage (Single Ended) mv V IHCMR Input HIGH Voltage Common Mode Range (ifferential Configuration) (Note 20) V EE V EE V EE V I IH Input HIGH Current A I IL Input LOW Current NOTE: evice will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit operating temperature range. Functional operation of the device exceeding these conditions is not implied. evice specification limit.input and output parameters vary : with V CC. 9.All loading with 50 to V CC 2.0 V. 20.V IHCMR min varies : with V EE, V IHCMR max varies : with V CC. The V IHCMR range is referenced to the most positive side of the differential input signal. A Table. AC CHARACTERISTICS V CC = 0 V; V EE = 3.0 V to 5.5 V or V CC = 3.0 V to 5.5 V; V EE = 0 V (Note 2) 40 C 25 C 5 C f max Maximum Frequency (Figure 2) > 3 > 3 > 3 GHz t PLH, t PHL Propagation elay to Output ifferential, to Q, Q t JITTER Cycle to Cycle Jitter (Figure 2) 0.2 < 0.2 < 0.2 < ps V PP Input Voltage Swing (ifferential Configuration) t r Output Rise/Fall Times Q, Q t f (20% 0%) mv ps NOTE: evice will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit operating temperature range. Functional operation of the device exceeding these conditions is not implied. evice specification limit 2.Measured using a 750 mv source, 50% duty cycle clock source. All loading with 50 to V CC 2.0 V. ps 6
6 MC0EP0, MC00EP0 ORERING INFORMATION evice Package Shipping MC0EP0 SOIC 9 Units / Rail MC0EP0G SOIC 9 Units / Rail MC0EP0R2 SOIC 2500 / Tape & Reel MC0EP0R2G SOIC 2500 / Tape & Reel MC0EP0T 00 Units / Rail MC0EP0TG 00 Units / Rail MC0EP0TR / Tape & Reel MC0EP0TR2G MC0EP0MNR4G FN 2500 / Tape & Reel 000 / Tape & Reel MC00EP0 SOIC 9 Units / Rail MC00EP0G SOIC 9 Units / Rail MC00EP0R2 SOIC 2500 / Tape & Reel MC00EP0R2G SOIC 2500 / Tape & Reel MC00EP0T 00 Units / Rail MC00EP0TG 00 Units / Rail MC00EP0TR / Tape & Reel MC00EP0TR2G 2500 / Tape & Reel MC00EP0MNR4G FN 000 / Tape & Reel For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BR0/. Resource Reference of Application Notes AN405/ ECL Clock istribution Techniques AN406/ esigning with PECL (ECL at +5.0 V) AN503/ ECLinPS I/O SPiCE Modeling Kit AN504/ Metastability and the ECLinPS Family AN56/ Interfacing Between LVS and ECL AN642/ The ECL Translator Guide AN00/ Odd Number Counters esign AN002/ Marking and ate Codes AN020/ Termination of ECL Logic evices AN066/ Interfacing with ECLinPS AN090/ AC Characteristics of ECL evices
7 MC0EP0, MC00EP0 PACKAGE IMENSIONS SOIC NB CASE ISSUE AJ X B Y A 5 4 S 0.25 (0.00) M Y M K NOTES:. IMENSIONING AN TOLERANCING PER ANSI Y4.5M, CONTROLLING IMENSION: MILLIMETER. 3. IMENSION A AN B O NOT INCLUE MOL PROTRUSION. 4. MAXIMUM MOL PROTRUSION 0.5 (0.006) PER SIE. 5. IMENSION OES NOT INCLUE AMBAR PROTRUSION. ALLOWABLE AMBAR PROTRUSION SHALL BE 0.27 (0.005) TOTAL IN EXCESS OF THE IMENSION AT MAXIMUM MATERIAL CONITION THRU ARE OBSOLETE. NEW STANAR IS Z H G C 0.25 (0.00) M Z Y S X S SEATING PLANE 0.0 (0.004) N X 45 M J MILLIMETERS INCHES IM MIN MAX MIN MAX A B C G.27 BSC BSC H J K M 0 0 N S SOLERING FOOTPRINT* SCALE 6: mm inches *For additional information on our Pb Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLERRM/. 0
8 MC0EP0, MC00EP0 PACKAGE IMENSIONS T SUFFIX PLASTIC TSSOP PACKAGE CASE 94R 02 ISSUE A 0.5 (0.006) T 0.5 (0.006) T L U U S 2X L/2 PIN IENT S 5 x K REF 0.0 (0.004) M T U S V S A V 4 B U F 0.25 (0.00) M NOTES:. IMENSIONING AN TOLERANCING PER ANSI Y4.5M, CONTROLLING IMENSION: MILLIMETER. 3. IMENSION A OES NOT INCLUE MOL FLASH. PROTRUSIONS OR GATE BURRS. MOL FLASH OR GATE BURRS SHALL NOT EXCEE 0.5 (0.006) PER SIE. 4. IMENSION B OES NOT INCLUE INTERLEA FLASH OR PROTRUSION. INTERLEA FLASH OR PROTRUSION SHALL NOT EXCEE 0.25 (0.00) PER SIE. 5. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 6. IMENSION A AN B ARE TO BE ETERMINE AT ATUM PLANE -W (0.004) T SEATING PLANE C G ETAIL E ETAIL E W MILLIMETERS INCHES IM MIN MAX MIN MAX A B C F G 0.65 BSC BSC K L 4.90 BSC 0.93 BSC M MC0EP0/
MC10EL16, MC100EL V ECL Differential Receiver
MC0EL6, MC00EL6 5.0 V ECL ifferential Receiver The MC0EL/00EL6 is a differential receiver. The device is functionally equivalent to the E6 device with higher performance capabilities. With output transition
More informationMC100EP16VS. 3.3V / 5V ECL Differential Receiver/Driver with Variable Output Swing
3.3V / 5V ECL ifferential Receiver/river with Variable Output Swing escription The MC00EP6VS is a differential receiver with variable output amplitude. The device is functionally equivalent to the 00EP6
More informationMC10ELT22, MC100ELT22. 5VНDual TTL to Differential PECL Translator
5VНual TTL to ifferential PECL Translator The MC0ELT/00ELT22 is a dual TTL to differential PECL translator. Because PECL (Positive ECL) levels are used only +5 V and ground are required. The small outline
More informationMC100LVELT20 Product Preview 3.3VНLVTTL/LVCMOS to Differential LVPECL Translator Description The MC100LVELT20 is a 3.3 V TTL/CMOS to differential PECL
Product Preview 3.3VНLVTTL/LVCMOS to ifferential LVPECL Translator escription The is a 3.3 V TTL/CMOS to differential PECL translator. Because PECL (Positive ECL) levels are used, only + 3.3 V and ground
More informationMC10EP51, MC100EP V / 5VНECL D Flip Flop with Reset and Differential Clock
3.3V / 5VНEC Flip Flop with Reset and ifferential Clock escription The MC0/00EP5 is a differential clock flip flop with reset. The device is functionally equivalent to the E5 and VE5 devices. The reset
More informationMC10EP142, MC100EP V / 5 VНECL 9 Bit Shift Register
MCEP42, MCEP42 3.3 V / 5 VНECL 9 Bit Shift Register The MCEP/EP42 is a 9 bit shift register, designed with byte-parity applications in mind. The MC/EP42 is capable of performing serial/parallel data into
More informationNB6L V/3.3 V Multilevel Input to Differential LVPECL/LVNECL 1:2 Clock or Data Fanout Buffer/Translator
.5 V/3.3 V Multilevel Input to ifferential LVPECL/LVNECL : Clock or ata Fanout Buffer/Translator The NB6L is an enhanced differential : clock or data fanout buffer/translator. The device has the same pinout
More informationMC10EP142, MC100EP V / 5 VНECL 9 Bit Shift Register
MC0EP42, MCEP42 3.3 V / 5 VНECL Bit Shift Register The MC0EP/EP42 is a bit shift register, designed with byte-parity applications in mind. The MC0/EP42 is capable of performing serial/parallel data into
More informationMC10EP57, MC100EP V / 5V ECL 4:1 Differential Multiplexer
3.3V / 5V ECL 4:1 Differential Multiplexer Description The MC10/100EP57 is a fully differential 4:1 multiplexer. By leaving the SEL1 line open (pulled LOW via the input pulldown resistors) the device can
More informationNB4N855S 3.3 V, 1.5 Gb/s Dual AnyLevel to LVDS Receiver/Driver/Buffer/ Translator
3.3 V,.5 Gb/s ual AnyLevel to LVS Receiver/river/Buffer/ Translator escription NB4N55S is a clock or data Receiver/river/Buffer/Translator capable of translating AnyLevel input signal (LVPECL, CML, HSTL,
More informationLOGIC DIAGRAM AND PINOUT ASSIGNMENT V CC TTL PECL 3. MARKING DIAGRAMS* ORDERING INFORMATION PIN DESCRIPTION HLT20 ALYW KLT20 ALYW
The MC0ELT/00ELT20 is a TTL to differential PECL translator. Because PECL (Positive ECL) levels are used, only +5 V and ground are required. The small outline -lead package and the single gate of the ELT20
More informationNB7L32M. 2.5V/3.3V, 14GHz 2 Clock Divider w/cml Output and Internal Termination
2.5V/3.3V, 14GHz 2 Clock ivider w/cml Output and Internal Termination escription The NB7L32M is an integrated 2 divider with differential clock inputs and asynchronous reset. ifferential clock inputs incorporate
More informationNB6L V / 3.3V Differential 2 X 2 Crosspoint Switch with LVPECL Outputs. Multi-Level Inputs w/ Internal Termination
.5V / 3.3V ifferential X Crosspoint Switch with LVPECL Outputs Multi-Level Inputs w/ Internal Termination escription The NB6L7 is a clock or data high-bandwidth fully differential x Crosspoint Switch with
More informationNB7V52M. 1.8V / 2.5V Differential D Flip-Flop w/ Reset and CML Outputs. Multi Level Inputs w/ Internal Termination
1.8V / 2.5V ifferential Flip-Flop w/ Reset and CML Outputs Multi Level Inputs w/ Internal Termination escription The is a 10 GHz differential flip flop with a differential asynchronous Reset. The differential
More informationNB6N11S. 3.3 V 1:2 AnyLevel Input to LVDS Fanout Buffer / Translator
NB6NS 3.3 V :2 AnyLevel Input to LVS Fanout Buffer / Translator escription The NB6NS is a differential :2 Clock or ata Receiver and will accept AnyLevel input signals: LVPECL, CML, LVCMOS, LVTTL, or LVS.
More informationMARKING DIAGRAMS* ORDERING INFORMATION 8 1 SO 8 D SUFFIX CASE 751 KEP51 ALYW HEP51 ALYW 8 1 TSSOP 8 DT SUFFIX CASE 948R KP51 ALYW
The MC0/EP5 is a differential clock flip flop with reset. The device is functionally equivalent to the E5 and VE5 devices. The reset input is an asynchronous, level triggered signal. ata enters the master
More informationMC100EP V 2:1:9 Differential HSTL/PECL/LVDS to HSTL Clock Driver with LVTTL Clock Select and Enable
3.3 2:: Differential HSTL/PECL/LDS to HSTL Clock Driver with LTTL Clock Select and Enable Description The MC00EP80 is a low skew 2:: differential clock driver, designed with clock distribution in mind,
More informationMC10E155, MC100E155. 5VНECL 6 Bit 2:1 Mux Latch
5VНECL 6 Bit 2:1 Mux Latch escription The MC10E/100E155 contains six 2:1 multiplexers followed by transparent latches with single ended outputs. When both Latch Enables (L1, L2) are LOW, the latch is transparent,
More informationMC100LVEP V / 3.3V ECL 2-Input Differential AND/NAND
M00VEP05 2.5V / 3.3V E 2-Input ifferential AN/NAN escription The M00VEP05 is a 2 input differential AN/NAN gate. The M00VEP05 is the low voltage version of the M00EP05 and is functionally equivalent to
More informationNBSG16M. 2.5 V/3.3 V Multilevel Input to CML Clock/Data Receiver/Driver/Translator Buffer
2.5 V/3.3 V Multilevel Input to CML Clock/ata Receiver/river/Translator Buffer escription The NBSG6M is a differential current mode logic (CML) receiver/driver/translator buffer. The device is functionally
More informationNBXDBA V, MHz / MHz LVPECL Clock Oscillator
. V, 106.25 MHz / 212.5 MHz LVPECL Clock Oscillator The NBXBA012 dual frequency crystal oscillator (XO) is designed to meet today s requirements for. V LVPECL clock generation applications. The device
More informationMC100EPT22/D. MARKING DIAGRAMS* ORDERING INFORMATION SO 8 D SUFFIX CASE 751 KPT22 ALYW TSSOP 8 DT SUFFIX CASE 948R KA22 ALYW
The MC00EPT22 is a dual LVTTL/LVCMOS to differential LVPECL translator. Because LVPECL (Positive ECL) levels are used only +3.3 V and ground are required. The small outline lead package and the single
More informationNBXDBA V, 75 MHz / 150 MHz LVPECL Clock Oscillator
. V, 75 MHz / 150 MHz LVPECL Clock Oscillator The NBXBA009 dual frequency crystal oscillator (XO) is designed to meet today s requirements for. V LVPECL clock generation applications. The device uses a
More informationMC10EP11, MC100EP V / 5V ECL 1:2 Differential Fanout Buffer
3.3V / 5V EL :2 ifferential Fanout Buffer escription The M0/00EP is a differential :2 fanout buffer. The device is pin and functionally equivalent to the LVEL device. With performance much faster than
More information5V/3.3V DIFFERENTIAL 2-INPUT XOR/XNOR
5V/3.3V DIFFERENTIAL 2-INPUT XOR/XNOR FEATURES 3.3V or 5V power supply options Maximum frequency > 3GHz typical 200ps typical propagation delay Internal input resistors: pulldown on D, pulldown and pullup
More informationNBXDBA019, NBXHBA019, NBXSBA V, 125 MHz / 250 MHz LVPECL Clock Oscillator
NBXBA019, NBXHBA019, NBXSBA019. V, 15 MHz / 50 MHz LVPECL Clock Oscillator The single and dual frequency crystal oscillator (XO) is designed to meet today s requirements for. V LVPECL clock generation
More informationNBSG53ABAR2. 2.5V/3.3VНSiGe Selectable Differential Clock and Data D Flip Flop/Clock Divider with Reset and OLS*
NBSG3A.V/3.3VНSiGe Selectable Differential Clock and Data D Flip Flop/Clock Divider with Reset and OLS* The NBSG3A is a multi-function differential D flip-flop (DFF) or fixed divide by two (DIV/) clock
More informationNBXDPA V / 3.3 V, MHz / MHz LVDS Clock Oscillator
2.5 V / 3.3 V, 156.25 MHz / 312.5 MHz LVS Clock Oscillator The NBXPA017 dual frequency crystal oscillator (XO) is designed to meet today s requirements for 2.5 V and 3.3 V LVS clock generation applications.
More informationMC100EL29. 5VНECL Dual Differential Data and Clock D Flip Flop With Set and Reset
MCE29 5НEC ual ifferential ata and Clock Flip Flop With Set and Reset escription The MCE29 is a dual master slave flip flop. The device features fully differential ata and Clock inputs as well as outputs.
More informationMC10ELT24, MC100ELT24. 5V TTL to Differential ECL Translator
M0ELT24, M00ELT24 5V TTL to ifferential EL Translator escription The M0ELT/00ELT24 is a TTL to differential EL translator. Because EL levels are used a +5 V, 5.2 V (or 4.5 V) and ground are required. The
More informationNBXSBA /3.3 V, MHz LVPECL Clock Oscillator
2.5/. V, 5. MHz LVPECL Clock Oscillator The NBXSBA051, single frequency, crystal oscillator (XO) is designed to meet today s requirements for 2.5/. V LVPECL clock generation applications. The device uses
More informationNBXDBA V, 62.5 MHz / 125 MHz LVPECL Clock Oscillator
. V, 62.5 MHz / 125 MHz LVPECL Clock Oscillator The NBXBA014 dual frequency crystal oscillator (XO) is designed to meet today s requirements for. V LVPECL clock generation applications. The device uses
More informationNBXDPA V / 3.3 V, 125 MHz / 250 MHz LVDS Clock Oscillator
2.5 V / 3.3 V, 125 MHz / 250 MHz LVS Clock Oscillator The NBXPA019 dual frequency crystal oscillator (XO) is designed to meet today s requirements for 2.5 V and 3.3 V LVS clock generation applications.
More informationNBXHGA /3.3 V, MHz LVPECL Clock Oscillator
2.5/. V, 125.00 MHz LVPECL Clock Oscillator The NBXHGA019, single frequency, crystal oscillator (XO) is designed to meet today s requirements for 2.5/. V LVPECL clock generation applications. The device
More informationNBVSPA V, MHz LVDS Voltage-Controlled Clock Oscillator (VCXO) PureEdge Product Series
2.5 V, 212.00 MHz LVS Voltage-Controlled Clock Oscillator (VCXO) PureEdge Product Series The NBVSPA01 voltage controlled crystal oscillator (VCXO) is designed to meet today s requirements for 2.5 V LVS
More informationNB3N502/D. 14 MHz to 190 MHz PLL Clock Multiplier
4 MHz to 90 MHz PLL Clock Multiplier Description The NB3N502 is a clock multiplier device that generates a low jitter, TTL/CMOS level output clock which is a precise multiple of the external input reference
More informationMC100EPT V Dual LVTTL/LVCMOS to Differential LVPECL Translator
3.3V ual LVTTL/LVMOS to ifferential LVPEL Translator escription The is a dual LVTTL/LVMOS to differential LVPEL translator. Because LVPEL (Positive EL) levels are used only +3.3 V and ground are required.
More informationMC10EL33, MC100EL33. 5V ECL 4 Divider
5V EL 4 Divider Description The M0EL/00EL33 is an integrated 4 divider. The differential clock inputs and the V BB allow a differential, single-ended or A coupled interface to the device. The V BB pin,
More informationNBXSBA024, NBXSBB024, NBXMBB V / 3.3 V, MHz LVPECL Clock Oscillator
NBXSBA0, NBXSBB0, NBXMBB0.5 V /. V, 6.08 MHz LVPECL Clock Oscillator The single frequency, crystal oscillator (XO) is designed to meet today s requirements for.5 V /. V LVPECL clock generation applications.
More informationNB3N853531E. 3.3 V Xtal or LVTTL/LVCMOS Input 2:1 MUX to 1:4 LVPECL Fanout Buffer
3.3 V Xtal or LVTTL/LVCMOS Input 2:1 MUX to 1:4 LVPECL Fanout Buffer Description The NB3N853531E is a low skew 3.3 V supply 1:4 clock distribution fanout buffer. An input MUX selects either a Fundamental
More informationMC10EL52, MC100EL52. 5V ECL Differential Data and Clock D Flip Flop
5 EL ifferential ata and lock Flip Flop escription The M0EL/00EL52 is a differential data, differential clock flip-flop with reset. The device is functionally equivalent to the E452 device with higher
More informationNB100LVEP V/3.3 V 2:1:15 Differential ECL/PECL 1/ 2 Clock Driver
NB0LVEP222 2.5 V/3.3 V 2:1: Differential ECL/PECL 1/ 2 Clock Driver The NB0LVEP222 is a low skew 2:1: differential 1/ 2 ECL fanout buffer designed with clock distribution in mind. The LVECL/LVPECL input
More informationMARKING DIAGRAMS* ORDERING INFORMATION KPT23 ALYW SO 8 D SUFFIX CASE 751 TSSOP 8 DT SUFFIX CASE 948R KA23 ALYW
The MC00EPT23 is a dual differential LVPECL to LVTTL translator. Because LVPECL (Positive ECL) levels are used, only +3.3 V and ground are required. The small outline -lead package and the dual gate design
More informationNOT RECOMMENDED FOR NEW DESIGNS 5V/3.3V DIFFERENTIAL DATA AND CLOCK D FLIP-FLOP
NOT RECOMMENDED FOR NEW DESIGNS Micrel, Inc. 5V/3.3V DIFFERENTIAL DATA AND CLOCK D FLIP-FLOP FEATURES Guaranteed maximum frequency >4GHz Guaranteed
More informationMC10E137, MC100E VНECL 8-Bit Ripple Counter
5 VНEC 8-Bit Ripple Counter escription The MC10E/100E137 is a very high speed binary ripple counter. The two least significant bits were designed with very fast edge rates while the more significant bits
More informationMC100EPT V LVTTL/LVCMOS to LVPECL Translator
MCEPT622 3.3V VTT/VCMOS to VPEC Translator Description The MCEPT622 is a 0 Bit VTT/VCMOS to VPEC translator. Because VPEC (Positive EC) levels are used only +3.3 V and ground are required. The device has
More informationNB4N121K. 3.3V Differential 1:21 Differential Fanout Clock Driver with HCSL level Output
3.3V ifferential 1:21 ifferential Fanout lock river with HSL level Output escription The is a lock differential input fanout distribution 1 to 21 HSL level differential outputs, optimized for ultra low
More informationMC10E V, 5V Dual ECL Output Comparator with Latch
5V, 5V Dual ECL Output Comparator with Latch The MC10E1651 is fabricated using ON Semiconductor s advanced MOSAIC III process. The MC10E1651 incorporates a fixed level of input hysteresis as well as output
More informationNB3N508S. 3.3V, 216 MHz PureEdge VCXO Clock Generator with M LVDS Output
3.3V, 216 MHz PureEdge VCXO Clock Generator with M LVDS Output Description The NB3N508S is a high precision, low phase noise Voltage Controlled Crystal Oscillator (VCXO) and phase lock loop (PLL) that
More informationMC10EP51, MC100EP V / 5V ECL D Flip-Flop with Reset and Differential Clock
3.3V / 5V E Flip-Flop with Reset and ifferential lock escription The M0/00EP5 is a differential clock flip flop with reset. The device is functionally equivalent to the E5 and VE5 devices. The reset input
More informationNB3V8312C. Ultra-Low Jitter, Low Skew 1:12 LVCMOS/LVTTL Fanout Buffer
Ultra-Low Jitter, Low Skew : LCMOS/LTTL Fanout Buffer The is a high performance, low skew LCMOS fanout buffer which can distribute ultra low jitter clocks from an LCMOS/LTTL input up to 50 MHz. The LCMOS
More informationMC100EPT V Dual LVTTL/LVCMOS to Differential LVPECL Translator
M00EPT22 3.3V ual LVTTL/LVMOS to ifferential LVPEL Translator escription The M00EPT22 is a dual LVTTL/LVMOS to differential LVPEL translator. Because LVPEL (Positive EL) levels are used only +3.3 V and
More informationMC100EL30. 5VНECL Triple D Flip Flop with Set and Reset
MCE30 5VНEC Triple Flip Flop with et and Reset The MCE30 is a triple master slave flip flop with differential outputs. ata enters the master latch when the clock input is OW and transfers to the slave
More informationNB7L14M. MARKING DIAGRAM* Features
2.5V/3.3V Differential :4 Clock/Data Fanout Buffer/ Translator with CML Outputs and Internal Termination Description The NB7L4M is a differential to 4 clock/data distribution chip with internal source
More informationLOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION
The SN74LS64 is a high speed 8-Bit Serial-In Parallel-Out Shift Register. Serial data is entered through a 2-Input AN gate synchronous with the LOW to HIGH transition of the clock. The device features
More informationMC100LVELT22 3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator Description The MC100LVELT22 is a dual LVTTL/LVCMOS to differential LVPECL trans
3.3V ual LVTTL/LVMOS to ifferential LVPEL Translator escription The is a dual LVTTL/LVMOS to differential LVPEL translator. ecause LVPEL (Low Voltage Positive EL) levels are used, only +3.3 V and ground
More informationMC10EP195, MC100EP V ECL Programmable Delay Chip
MC1EP195, MC1EP195 3.3V ECL Programmable Delay Chip The MC1/1EP195 is a Programmable Delay Chip (PDC) designed primarily for clock deskewing and timing adjustment. It provides variable delay of a differential
More informationMC100EPT V LVTTL/LVCMOS to LVPECL Translator Description The MC100EPT622 is a 10- Bit LVTTL/LVCMOS to LVPECL translator. Because LVPECL (Positiv
3.3V VTT/VCMOS to VPEC Translator Description The is a 0- Bit VTT/VCMOS to VPEC translator. Because VPEC (Positive EC) levels are used only +3.3 V and ground are required. The device has an OR- ed enable
More informationNB3N106K. 3.3V Differential 1:6 Fanout Clock Driver with HCSL Outputs
3.3V Differential 1:6 Fanout Clock Driver with HCSL Outputs Description The is a differential 1:6 Clock fanout buffer with High speed Current Steering Logic (HCSL) outputs optimized for ultra low propagation
More informationMC10EPT20, MC100EPT V LVTTL/LVCMOS to Differential LVPECL Translator
3.3V LVTTL/LVMOS to ifferential LVPEL Translator The M0EPT20 is a 3.3 V TTL/MOS to differential PEL translator. Because PEL (Positive EL) levels are used, only +3.3 V and ground are required. The small
More information5V/3.3V D FLIP-FLOP WITH RESET AND DIFFERENTIAL CLOCK
5V/3.3V D FLIP-FLOP WITH RESET AND DIFFERENTIAL CLOCK FEATURES 3.3V and 5V power supply options 320ps typical propagation delay Maximum frequency > 3GHz typical 75KΩ internal input pulldown resistor Transistor
More informationMC10E V, -5V Dual ECL Output Comparator with Latch
5V, -5V Dual ECL Output Comparator with Latch The MC10E1652 is fabricated using ON Semiconductor s advanced MOSAIC III process and is output compatible with 10H logic devices. In addition, the device is
More informationMC100EP195B. 3.3V ECL Programmable Delay Chip
MC1 3.3V ECL Programmable Delay Chip Descriptions The MC1 is a Programmable Delay Chip (PDC) designed primarily for clock deskewing and timing adjustment. It provides variable delay of a differential NECL/PECL
More informationMC GHz Low Power Prescaler With Stand-By Mode
2.5 GHz Low Power Prescaler With Stand-By Mode Description The M1295 is a single modulus prescaler for low power frequency division of a 2.5 GHz high frequency input signal. MOSAI V technology is utilized
More informationNBSG72A. 2.5 V/3.3 V SiGe Differential 2 x 2 Crosspoint Switch with Output Level Select
2.5 V/3.3 V SiGe Differential 2 x 2 Crosspoint Switch with Output Level Select The NBSG72A is a high-bandwidth fully differential 2 2 crosspoint switch with Output Level Select (OLS) capabilities. This
More informationNB3N108K. 3.3V Differential 1:8 Fanout Clock Data Driver with HCSL Outputs
3.3V Differential 1:8 Fanout Clock Data with HCSL Outputs Description The is a differential 1:8 Clock fanout buffer with High speed Current Steering Logic (HCSL) outputs optimized for ultra low propagation
More information7WB Bit Bus Switch. The 7WB3126 is an advanced high speed low power 2 bit bus switch in ultra small footprints.
2-Bit Bus Switch The WB326 is an advanced high speed low power 2 bit bus switch in ultra small footprints. Features High Speed: t PD = 0.25 ns (Max) @ V CC = 4.5 V 3 Switch Connection Between 2 Ports Power
More informationNB4N840M. 3.3V 3.2Gb/s Dual Differential Clock/Data 2 x 2 Crosspoint Switch with CML Output and Internal Termination
3.3V 3.2Gb/s Dual Differential Clock/Data 2 x 2 Crosspoint Switch with Output and Internal Termination Description The NB4N84M is a high bandwidth fully differential dual 2 x 2 crosspoint switch with inputs/outputs
More informationNB4L V / 3.3V Differential LVPECL 2x2 Clock Switch and Low Skew Fanout Buffer
2.5V / 3.3V Differential LVPECL 2x2 Clock Switch and Low Skew Fanout Buffer Description The NB4L6254 is a differential 2x2 clock switch and drives precisely aligned clock signals through its LVPECL fanout
More informationMC10H603, MC100H Bit Latch ECL to TTL Translator
9 Bit atch EC to TT Tralator escription The MC10/100603 is a 9 bit, dual supply EC to TT tralator. evices in the ON Semiconductor 9 bit tralator series utilize the 28 lead PCC for optimal power pinning,
More information3.3V/5V PECL/ECL 3GHz DUAL DIFFERENTIAL 2:1 MULTIPLEXER
3.3V/5V PECL/ECL 3GHz DUAL DIFFERENTIAL 2:1 MULTIPLEXER FEATURES Dual, fully differential 2:1 PECL/ECL multiplexer Guaranteed AC parameters over temperature/ voltage: > 3GHz f MAX (toggle) < 100ps within
More informationNTMFS5C604NL. Power MOSFET. 60 V, 1.2 m, 276 A, Single N Channel
NTMFSC64NL Power MOSFET 6 V,. m, 76 A, Single N Channel Features Small Footprint (x6 mm) for Compact esign Low R S(on) to Minimize Conduction Losses Low Q G and Capacitance to Minimize river Losses These
More informationNB7L111M. 2.5V/3.3V, 6.125Gb/s 2:1:10 Differential Clock/Data Driver with CML Output
2.5V/3.3V, 6.1Gb/s 2:1:10 Differential Clock/Data Driver with CML Output Description The NB7L111M is a low skew 2:1:10 differential clock/data driver, designed with clock/data distribution in mind. It
More information5V/3.3V, 3GHz PECL/LVPECL D FLIP-FLOP WITH SET AND RESET
5V/3.3V, 3GHz PECL/LVPECL D FLIP-FLOP WITH SET AND RESET FEATURES Guaranteed >3GHz bandwidth over temperature Guaranteed
More information3.3V/5V 3GHz PECL/ECL 2:1 MULTIPLEXER
3.3V/5V 3GHz PECL/ECL 2:1 MULTIPLEXER FEATURES 2:1 PECL/ECL multiplexer Guaranteed AC performance over temperature/voltage >3GHz f MAX (toggle)
More informationNTMFS5H409NL. Power MOSFET. 40 V, 1.1 m, 270 A, Single N Channel
Power MOSFET 4 V,. m, 7 A, Single N Channel Features Small Footprint (5x6 mm) for Compact esign Low R S(on) to Minimize Conduction Losses Low Q G and Capacitance to Minimize river Losses These evices are
More informationNB7VQ1006M. 1.8 V / 2.5 V 10 Gbps Equalizer Receiver with 1:6 Differential CML Outputs. Multi-Level Inputs W / Internal Termination
.8 V / 2.5 V 0 Gbps Equalizer Receiver with :6 Differential CML Outputs Multi-Level Inputs W / Internal Termination Description The is a high performance differential :6 CML fanout buffer with a selectable
More informationTOP VIEW. Maxim Integrated Products 1
19-2648; Rev 0; 10/02 EALUATION KIT AAILABLE 1:5 ifferential (L)PECL/(L)ECL/ General escription The is a low-skew, 1-to-5 differential driver designed for clock and data distribution. This device allows
More informationSY10EP33V/SY100EP33V. General Description. Features. Pin Configuration. Pin Description. 5V/3.3V, 4GHz, 4 PECL/LVPECL Divider.
5V/3.3V, 4GHz, 4 PECL/LVPECL Divider Precision Edge General Description The SY10/100EP33V is an integrated 4 divider. The V BB pin, an internally-generated voltage supply, is available to this device only.
More information3.3V/5V 2.5GHz PECL/ECL 1:4 FANOUT BUFFER WITH 2:1 INPUT MUX
3.3V/5V 2.5GHz PECL/ECL 1:4 FANOUT BUFFER WITH 2:1 INPUT MUX FEATURES High-speed 1:4 PECL/ECL fanout buffer 2:1 multiplexer input Guaranteed AC parameters over temp/voltage: > 2.5GHz f MAX (toggle) < 225ps
More information100LVELT22 3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator
3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator General Description The is a LVTTL/LVCMOS to differential LVPECL translator operating from a single +3.3V supply. Both outputs of a differential
More informationNTMFS4H01N Power MOSFET
NTMFS4HN Power MOSFET V, 334 A, Single N Channel, SO 8FL Features Optimized esign to Minimize Conduction and Switching Losses Optimized Package to Minimize Parasitic Inductances Optimized material for
More informationNTMFS4936NCT3G. NTMFS4936NC Power MOSFET 30 V, 79 A, Single N Channel, SO 8 FL
NTMFS4936N, NTMFS4936NC Power MOSFET 3 V, 79 A, Single N Channel, Features Low R S(on), Low Capacitance and Optimized Gate Charge to Minimize Conduction, river and Switching Losses Next Generation Enhanced
More informationNB7L1008M. 2.5V / 3.3V 1:8 CML Fanout. Multi Level Inputs w/ Internal Termination
2.5V / 3.3V 1:8 CML Fanout Multi Level Inputs w/ Internal Termination Description The is a high performance differential 1:8 Clock/Data fanout buffer. The produces eight identical output copies of Clock
More informationMC100EPT VНLVTTL/LVCMOS to LVPECL Translator
3.3VНVTT/VCMOS to VPEC Translator The is a 10 Bit VTT/VCMOS to VPEC translator. Because VPEC (Positive EC) levels are used only +3.3 V and ground are required. The device has an OR ed enable input which
More informationPART N.C. 1 8 V CC V BB 4. Maxim Integrated Products 1
19-2152; Rev 2; 11/02 ifferential LPECL/LECL/HSTL Receiver/rivers General escription The are low-skew differential receiver/drivers designed for clock and data distribution. The differential input can
More informationMC10E136, MC100E136. 5VНECL 6-Bit Universal Up/Down Counter
5VНEC 6-Bit Universal Up/own Counter escription The MC10E/100E136 is a 6-bit synchronous, presettable, cascadable universal counter. The device generates a look-ahead-carry output and accepts a look-ahead-carry
More informationMC10H352. Quad CMOS to PECL* Translator
Quad CMOS to PECL* Translator Description The MC10H352 is a quad translator for interfacing data between a CMOS logic section and the PECL section of digital systems when only a +5.0 Vdc power supply is
More informationNVTFS5124PL. Power MOSFET 60 V, 6 A, 260 m, Single P Channel
Power MOSFET V, A, m, Single P Channel Features Small Footprint (3.3 x 3.3 mm) for Compact esign Low R S(on) to Minimize Conduction Losses Low Q G and Capacitance to Minimize river Losses NVTFS5PLWF Wettable
More informationMC34164, MC33164, NCV33164
MC3464, MC3364, NC3364 Micropower Undervoltage Sensing Circuits The MC3464 series are undervoltage sensing circuits specifically designed for use as reset controllers in portable microprocessor based systems
More informationNVTFS5826NL. Power MOSFET 60 V, 24 m, 20 A, Single N Channel
Power MOSFET 6 V, 24 m, 2 A, Single N Channel Features Small Footprint (3.3 x 3.3 mm) for Compact esign Low R S(on) to Minimize Conduction Losses Low Capacitance to Minimize river Losses NVTFS5826NLWF
More informationNB3L8543S. 2.5 V/3.3 V Differential 2:1 MUX to 4 LVDS Clock Fanout Buffer Outputs with Clock Enable and Clock Select
2.5 /3.3 Differential 2:1 MUX to 4 LDS Clock Fanout Buffer Outputs with Clock Enable and Clock Select Description The NB3L8543S is a high performance, low skew 1 to 4 LDS Clock Fanout Buffer. The NB3L8543S
More information5V/3.3V 4-INPUT OR/NOR
5V/3.3V 4-INPUT OR/NOR FEATURES 3.3V and 5V power supply options 230ps typical propagation delay High bandwidth to 3GHz 75kΩ internal input pulldown resistors Q output will default LOW with inputs open
More informationNCV4263-2C. 200 ma LDO Regulator with Enable, Reset & Watchdog
NCV4263-2C 2 ma LO Regulator with Enable, Reset & Watchdog The NCV4263 2C is a 2 ma LO regulator with integrated reset watchdog functions dedicated for microprocessor applications. Its robustness allows
More informationMC100EL14. 5V ECL 1:5 Clock Distribution Chip
MC100E14 5V EC 1:5 Clock Distribution Chip The MC100E14 is a low skew 1:5 clock distribution chip designed explicitly for low skew clock distribution applications. The V BB pin, an internally generated
More informationNB4L V/3.3V Differential 2x10 Crosspoint Clock Driver with SDI Programmable Output Selects
2.5V/3.3V Differential 2x10 Crosspoint Clock Driver with SDI Programmable Output Selects The is a Clock input crosspoint fanout distribution device selecting between one of two input clocks on each of
More informationNVMFS5C646NL. Power MOSFET 60 V, 4.7 m, 93 A, Single N Channel
Power MOSFET 6 V,.7 m, 93 A, Single N Channel Features Small Footprint (x6 mm) for Compact esign Low R S(on) to Minimize Conduction Losses Low Q G and Capacitance to Minimize river Losses WF Wettable Flank
More informationP2I2305NZ. 3.3V 1:5 Clock Buffer
3.3V :5 Clock Buffer Functional Description P2I2305NZ is a low cost high speed buffer designed to accept one clock input and distribute up to five clocks in mobile PC systems and desktop PC systems. The
More informationMARKING DIAGRAM PIN NAMES Pinout: 28 Lead PLCC (Top View) ORDERING INFORMATION 10H641 AWLYYWW PLCC 28 FN SUFFIX CASE 776
The MC10H/100H641 is a single supply, low skew translating 1:9 clock driver. evices in the Motorola H600 translator series utilize the 28 lead PLCC for optimal power pinning, signal flow through and electrical
More informationNB6L14S. 2.5 V 1:4 AnyLevel Differential Input to LVDS Fanout Buffer/Translator
2.5 V :4 AnyLevel Differential Input to LVDS Fanout Buffer/Translator The is a differential :4 Clock or Data Receiver and will accept AnyLevel differential input signals: LVPECL, CML, LVDS, or HSCL. These
More information