A 64-QAM 60GHz CMOS Transceiver with 4-Channel Bonding

Size: px
Start display at page:

Download "A 64-QAM 60GHz CMOS Transceiver with 4-Channel Bonding"

Transcription

1 A 64-QAM 6GHz CMOS Transceiver with 4-Channel Bonding Kenichi Okada, Ryo Minami, Yuuki Tsukui, Seitaro Kawai, Yuuki Seo, Shinji Sato, Satoshi Kondo, Tomohiro Ueno, Yasuaki Takeuchi, Tatsuya Yamaguchi, Ahmed Musa, Rui Wu, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology, Japan of 28

2 Outline Motivation Transmitter Mixer-first transmitter Receiver Open-loop FVF-based amp. Measurement and Comparison Conclusion 1 of 28

3 6GHz-Band Capability QPSK 3.52Gbps/ch 16QAM 7.4Gbps/ch Channel Low Freq. Center Freq. High Freq. Nyquist BW 64QAM Number (GHz) 1.56Gbps/ch (GHz) (not (GHz) reported (GHz) yet) Roll-Off Factor A QAM 2-ch A2 bonding Gbps ch A3 bonding Gbps 63.72(not reported yet) 4-ch A4 bonding Gbps 65.88(not reported yet) 24 MHz 2.16 GHz 1.76 GHz MHz from IEEE82.11ad/WiGig 2 of 28 f GHz

4 Design Considerations Wideband gain characteristics RF: 57-66GHz BB: 1.2GHz(1ch), 5GHz(4-ch bonding) Wide dynamic range Linearity & Sensitivity RX SNDR >4dB Low phase noise (performance limiter)* (64QAM) I/Q mismatch & LO leakage** Image rejection ratio <-4dBc *K. Okada, et al., JSSC 213 **S. Kawai, et al., RFIC of 28

5 Block Diagram TX RX 6GHz 2GHz PLL 6GHz *K. Okada, et al., ISSCC 211 6GHz QILO* Control Logic BB BB Direct-conversion TX Mixer-first topology RX FVF BB amp. Current-bleeding mixer LO Injection-lock 6GHz QILO* +2GHz PLL 4 of 28

6 TX Design Considerations Previous work* <3GHz This work 5W input -29mW 4x 6x +15dB +13mW -29mW *K. Okada, et al., ISSCC 212 <3GHz OIP3-15dB 5 of 28

7 Mixer-First Transmitter Mixer-first receiver*, ** BBout RFin Mixer-first transmitter This work RFout BBin LO PA LO 1MHz up-converted** 2GHz (2MHz-BW) *M. Soer, et al., ISSCC 29 **C. Andrews, et al., ISSCC GHz (9GHz-BW) 4.5GHz down-converted even for Z in 6 of 28

8 Matching network Input Impedance and Leakage Cancel Rf LO+ RSW 5W To PA ZRF LO- RSW RSW 2W Zin BB input Rf ZRF LO+ RSW 2W Zin Z in ω BB = 2Ω / R sw + 4 π 2 Z RF ω BB + ω LO + Z RF ω BB ω LO Wideband Z RF is realized by R f -feedback. *C. Andrews, et al., ISSCC 21 7 of 28

9 Gain [db] TX Measurement Result Lower-side-band gain including RF path LO=61.56GHz Frequency [GHz] 8 of 28

10 Normalized Power [dbc] Image Rejection & LO Leakage I/Q mismatch calibration* is applied. RF VGA & QILO phase adjustment dBc <-47dBc *S. Kawai, et al., RFIC Frequency [GHz] 9 of 28

11 EVM [db] TX EVM Measurement ch.3 with 7.4Gb/s 16QAM Average output power [dbm] 1 of 28

12 RX Mixer BBout+ Ibleed BBout- Current-bleeding to reduce LO power CCC at RF input Iswitch LO+ Itail M4 LO- M5 LO+ Pdc: 11mW CG: -7dB f low :.27MHz f high : >4GHz RF+ RF- 11 of 28

13 RX Baseband Amplifier Wide bandwidth (>5GHz) High gain and high linearity Low power consumption Open-loop FVF-based amplifier vout vin M1 M3 A V g ds3 g m3 Flipped Voltage Follower* (FVF) *R. Carvajal, et al., TCAS-I of 28

14 RX Baseband Amplifier (Cont.) vin M1 M9 RL + - Vref RL M1 vout M3 Rs Vload Sleep A V 1 g m3 R S modified FVF OUT+ IN+ M5 M1 Rs Rs M2 M6 OUT- IN- A V g m7 g m3 R L R S by 6mW g m7 R L M3 Cs Cs M4 1 g m3 R S //(1/jωC S ) 13 of 28 M7 M8

15 Gain [db] RX Measurement Result Lower-side-band gain including RF path LO=61.56GHz Frequency [GHz] 14 of 28

16 6GHz LO Considerations for 64QAM 6GHz Quadrature Injection Locked Oscillator* Channel bonding 7 carrier frequencies 4ch-bond 2ch-bond Ch.1 Ch.2 Ch.3 Ch f [GHz] *K. Okada, et al., JSSC of 28

17 6GHz Quadrature LO Design 36/4MHz ref. 2GHz PLL 2 PFD CP LPF *K. Okada, et al., ISSCC 211 6GHz QILO* (54,55,56,57 58,59,6) 16 of GHz PLL: 64mW 6GHz QILO: 18mW(TX)&15mW(RX) QILO frequency range: 58-66GHz GHz 59.4GHz 6.48GHz 61.56GHz 62.64GHz 63.72GHz 64.8GHz Phase noise improvement by injection locking* 1MHz at 61.56GHz

18 Detailed Block Diagram I Q RF amp. Control Logic TX Output PA Psat=1.3dBm RX Input LNA NF=4.2dB RF amp. I Mixer I Mixer I Q Mixer Q Mixer LO buf. 6GHz QILO LO buf. 2GHz PLL 6GHz QILO 17 of 28 Q BB amp. (FVF-FVF-SF)

19 RX in TX out 65nm CMOS I MIXER Die Photo LO BUF. 4.2mm TX BB in Q.OSC. PA LNA Q MIXER I MIXER & RF amp LO BUF. LO BUF. PLL RX BB out Q.OSC. Logic Q MIXER & RF amp TX: 186mW CMOS 65nm, 1Al+11Cu TX: 186mW RX: 155mW 155mW PLL: 64mW PLL: 64mW LO BUF. 18 of 28 Area TX 1.3mm 2 RX 1.25mm 2 PLL.9mm 2 Logic.67mm 2

20 Measurement Setup Power supply Power supply Arbitrary Waveform Generator Oscilloscope RF board (TX mode) RF board (RX mode) 25-GS/s AWG 1-GS/s oscilloscope (33GHz BW) 14-dBi horn antennas 19 of 28

21 Setup for TX-to-RX Measurement Arbitrary Waveform Generator Tektronix AWG72A (25GS/s) Power supply Control signals 36MHz ref. Oscilloscope Tektronix DSA7334D (33-GHz BW, 1GS/s) 36MHz ref. RF board (TX mode) 14 dbi Control signals RF board (RX mode) Power supply Symbol rate: 1.76GS/s (1ch), 7.4GS/s (4ch bonding) Roll-off factor: 25% for WiGig spectrum mask A maximum distance is defined within a SNR of 9.8dB(QPSK), 16.5dB(16QAM), and 22.5dB(64QAM) for a theoretical BER of of 28

22 Channel/ Carrier freq. 1.56Gb/s 64QAM 64QAM with 1.56Gb/s is achieved for the full 4 channels. ch GHz ch GHz ch GHz ch GHz Modulation 64QAM Data rate 1.56Gb/s 1.56Gb/s 1.56Gb/s 1.56Gb/s Constellation Spectrum TX EVM -27.1dB -27.5dB -28.dB -28.8dB TX-to-RX EVM -24.6dB -23.9dB -24.4dB -26.3dB Distance.8m.8m.13m.6m 21 of 28

23 7.4Gb/s 16QAM (max 28.16Gb/s) 28.16Gb/s is achieved by using 4-bonded channel. Channel/ Carrier freq. ch GHz ch GHz ch GHz ch GHz ch.1-ch.4 Channel bond Modulation 16QAM Data rate 7.4Gb/s 7.4Gb/s 7.4Gb/s 7.4Gb/s 28.16Gb/s Constellation Spectrum TX EVM -27.8dB -27.6dB -28.4dB -28.8dB -2.dB TX-to-RX EVM -24.6dB -24.1dB -24.6dB -27.dB -17.2dB Distance.7m.6m.8m.4m.7m 22 of 28

24 3.52Gb/s QPSK (max 14.8Gb/s) 14.8Gb/s is achieved by using 4-bonded channel. Channel/ Carrier freq. ch GHz ch GHz ch GHz ch GHz ch.1-ch.4 Channel bond Modulation QPSK Data rate 3.52Gb/s 3.52Gb/s 3.52Gb/s 3.52Gb/s 14.8Gb/s Constellation Spectrum TX EVM -28.1dB -27.7dB -29.dB -29.7dB -2.1dB TX-to-RX EVM -25.3dB db -24.5dB -26.6dB -17.9dB Distance 2.4m 2.m 2.6m.9m.3m 23 of 28

25 Performance Comparison of 6GHz TRX Data rate / Modulation TX-to- RX EVM SiBeam [3] 7.14Gb/s(16QAM) -19dB Tokyo Tech [4, 5] 16Gb/s(16QAM) 2Gb/s(16QAM)[5] -21dB IMEC [6] 7Gb/s(16QAM) -18dB Panasonic [9] This work 2.5Gb/s(QPSK) -22dB 1.56Gb/s(64QAM) 28.16Gb/s(16QAM) -26dB Power consumption TX: 1,82mW RX: 1,25mW TX: 319mW RX: 223mW TX: 167mW RX: 112mW TX: 347mW RX: 274mW TX: 251mW RX: 22mW 24 of 28

26 Measurement for IEEE82.11ad/WiGig MCS Modulation Data rate [Mb/s] TX EVM [db] Spec. Meas. 9 QPSK SC QAM SC QAM OFDM MCS9 MCS12 MCS24 Measured by Agilent AWG + Osc. + VSA A in ch.3 25 of 28

27 Data rate [Gb/s] 6GHz CMOS Transceiver First 64QAM 16QAM(4ch bonding) Tokyo Tech Univ. of Toronto UCB NEC SiBeam, CEA-LETI Panasonic Toshiba Year UCB IMEC Broadcom 26 of 28

28 Conclusion A 6GHz direct-conversion transceiver in 65nm CMOS The first 64QAM transceiver (1.56Gbps/ch) IEEE82.11ad/WiGig conformance: MCS1- MCS24(64QAM/OFDM) The first transceiver capable of 4-channel bonding (28.16Gbps by 16QAM) realized by Mixer-first transmitter Open-loop FVF-based baseband amplifier Quadrature injection-locked oscillator 27 of 28

29 Acknowledgement This work was partially supported by MIC, SCOPE, MEXT, STARC, Canon Foundation, and VDEC in collaboration with Cadence Design Systems, Inc., and Agilent Technologies Japan, Ltd. The authors thank Dr. Hirose, Dr. Suzuki, Dr. Sato, and Dr. Kawano of Fujitsu Laboratories, Ltd., and Prof. Ando of Tokyo Institute of Technology for their valuable discussions and technical supports. 28 of 28

30 References [1] K. Okada, et al., A 6GHz 16QAM/8PSK/QPSK/BPSK Direct-Conversion Transceiver for IEEE c, IEEE ISSCC, pp , Feb [2] A. Siligaris, et al., A 65nm CMOS Fully Integrated Transceiver Module for 6GHz Wireless HD Applications, IEEE ISSCC, pp , Feb [3] S. Emami, et al., A 6GHz CMOS Phased-Array Transceiver Pair for Multi-Gb/s Wireless Communications, IEEE ISSCC, pp , Feb [4] K. Okada, et al., A Full 4-Channel 6.3Gb/s 6GHz Direct-Conversion Transceiver with Low-Power Analog and Digital Baseband Circuitry, IEEE ISSCC, pp , Feb [5] S. Kawai, et al., A Digitally-Calibrated 2Gb/s 6GHz Direct-Conversion Transceiver in 65-nm CMOS, IEEE RFIC Symp., pp , June 213. [6] V. Vidojkovic, et al., A Low-Power 57-to-66GHz Transceiver in 4nm LP CMOS with - 17dB EVM at 7Gb/s, IEEE ISSCC, pp , Feb [7] T. Mitomo, et al., A 2Gb/s-Throughput CMOS Transceiver Chipset with In-Package Antenna for 6GHz Short-Range Wireless Communication, IEEE ISSCC, pp , Feb [8] V. Vidojkovic, et al., A Low-Power Radio Chipset in 4nm LP CMOS with Beamforming for 6GHz High-Data-Rate Wireless Communication, IEEE ISSCC, pp , Feb of 28

31 References [9] T. Tsukizawa, et al., A Fully Integrated 6GHz CMOS Transceiver Chipset Based on WiGig/IEEE82.11ad with Built-in Self-Calibration for Mobile Applications, IEEE ISSCC, pp , Feb [1] M. Soer, et al., "A.2-to-2.GHz 65nm CMOS Receiver Without LNA Achieving >11dBm IIP3 and <6.5dB NF," IEEE ISSCC, pp , Feb. 29. [11] C. Andrews, and A.C. Molnar, "A Passive-Mixer-First Receiver with Baseband- Controlled RF Impedance Matching, < 6dB NF, and > 27dBm Wideband IIP3," IEEE ISSCC, pp , Feb 21. [12] R. Carvajal, et al., The Flipped Voltage Follower: A Useful Cell for Low-Voltage Low- Power Circuit Design, IEEE Trans. CAS-I, Vol. 52, No. 7, pp , July 25. [13] K. Okada, et al., Full Four-Channel 6.3-Gb/s 6-GHz CMOS Transceiver with Low- Power Analog and Digital Baseband Circuitry, IEEE JSSC, Vol. 48, No. 1, pp.46-65, Jan of 28

32 Backup slides 31 of 28

33 Setup for TX Measurement Power supply Signal Generator Agilent E8257D Oscilloscope Tektronix DSA7334D (33-GHz BW, 1GS/s) Arbitrary Waveform Generator Tektronix AWG72A (25GS/s) Control signals 36MHz ref. RF board (TX mode) f LO -6GHz (e.g GHz) Attenuator Isolator ATT 6GHz Pre-amplifier B&Z BZP14UD1 (.1GHz-4GHz) Millitech Mixer MXP-15-RFSFL Divider Spectrum Analyzer Agilent E4448A Symbol rate: 1.76GS/s (1ch), 7.4GS/s (4ch bonding) Roll-off factor: 25% for WiGig spectrum mask 32 of 28

34 P out [dbm], CG [db] SNDR [db] P out, IM3, Noise Floor [dbm] CG [db] CG [db] Measurement Results ch. 1 ch. 2 ch. 3 ch Frequency [GHz] Conversion gain of Tx CG P out P in [dbm] Output power of Tx Frequency [GHz] Conversion gain of Rx 33 of ch. 1 ch. 2 ch. 3 ch. 4 SNDR P out Noise Floor IM P in [dbm] Output power of Rx

A Digitally-Calibrated 20-Gb/s 60-GHz Direct-Conversion Transceiver in 65-nm CMOS

A Digitally-Calibrated 20-Gb/s 60-GHz Direct-Conversion Transceiver in 65-nm CMOS A Digitally-Calibrated 20-Gb/s 60-GHz Direct-Conversion Transceiver in 65-nm CMOS Seitaro Kawai, Ryo Minami, Yuki Tsukui, Yasuaki Takeuchi, Hiroki Asada, Ahmed Musa, Rui Murakami, Takahiro Sato, Qinghong

More information

High Data Rate 60 GHz CMOS Transceiver Design

High Data Rate 60 GHz CMOS Transceiver Design High Data Rate 6 GHz CMOS Transceiver Design Akira Matsuzawa Department of Physical Electronics Graduate School of Science and Electronics Tokyo Institute of Technology, O-okayama, Meguro-ku, Tokyo, 152-8552,

More information

An HCI-Healing 60GHz CMOS Transceiver

An HCI-Healing 60GHz CMOS Transceiver An HCI-Healing 60GHz CMOS Transceiver Rui Wu, Seitaro Kawai, Yuuki Seo, Kento Kimura, Shinji Sato, Satoshi Kondo, Tomohiro Ueno, Nurul Fajri, Shoutarou Maki, Noriaki Nagashima, Yasuaki Takeuchi, Tatsuya

More information

Technology Trend of Ultra-High Data Rate Wireless CMOS Transceivers

Technology Trend of Ultra-High Data Rate Wireless CMOS Transceivers 2017.07.03 Technology Trend of Ultra-High Data Rate Wireless CMOS Transceivers Akira Matsuzawa and Kenichi Okada Tokyo Institute of Technology Contents 1 Demand for high speed data transfer Developed high

More information

A 0.7 V-to-1.0 V 10.1 dbm-to-13.2 dbm 60-GHz Power Amplifier Using Digitally- Assisted LDO Considering HCI Issues

A 0.7 V-to-1.0 V 10.1 dbm-to-13.2 dbm 60-GHz Power Amplifier Using Digitally- Assisted LDO Considering HCI Issues A 0.7 V-to-1.0 V 10.1 dbm-to-13.2 dbm 60-GHz Power Amplifier Using Digitally- Assisted LDO Considering HCI Issues Rui Wu, Yuuki Tsukui, Ryo Minami, Kenichi Okada, and Akira Matsuzawa Tokyo Institute of

More information

A 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique

A 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique Matsuzawa Lab. Matsuzawa & Okada Lab. Tokyo Institute of Technology A 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique Kento Kimura, Kenichi Okada and Akira Matsuzawa (WE2C-2) Matsuzawa &

More information

Passive Device Characterization for 60-GHz CMOS Power Amplifiers

Passive Device Characterization for 60-GHz CMOS Power Amplifiers Passive Device Characterization for 60-GHz CMOS Power Amplifiers Kenichi Okada, Kota Matsushita, Naoki Takayama, Shogo Ito, Ning Li, and Akira Tokyo Institute of Technology, Japan 2009/4/20 Motivation

More information

A Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications

A Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications A Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications Teerachot Siriburanon, Wei Deng, Ahmed Musa, Kenichi Okada, and Akira Matsuzawa Tokyo Institute

More information

A 60GHz Sub-Sampling PLL Using A Dual-Step-Mixing ILFD

A 60GHz Sub-Sampling PLL Using A Dual-Step-Mixing ILFD A 60GHz Sub-Sampling PLL Using A Dual-Step-Mixing ILFD Teerachot Siriburanon, Tomohiro Ueno, Kento Kimura, Satoshi Kondo, Wei Deng, Kenichi Okada, and Akira Matsuzawa Tokyo Institute of Technology, Japan

More information

High Data Rate 60 GHz CMOS Transceiver Design

High Data Rate 60 GHz CMOS Transceiver Design High Data Rate 60 GHz CMOS Transceiver Design Akira Matsuzawa Tokyo Institute of Technology Contents 1 Background and Motivation Development of High Data Rate 60 GHz CMOS Transceivers High Data Rate Circuits

More information

Design of low-loss 60 GHz integrated antenna switch in 65 nm CMOS

Design of low-loss 60 GHz integrated antenna switch in 65 nm CMOS LETTER IEICE Electronics Express, Vol.15, No.7, 1 10 Design of low-loss 60 GHz integrated antenna switch in 65 nm CMOS Korkut Kaan Tokgoz a), Seitaro Kawai, Kenichi Okada, and Akira Matsuzawa Department

More information

A 60-GHz Digitally-Controlled Phase Modulator with Phase Error Calibration

A 60-GHz Digitally-Controlled Phase Modulator with Phase Error Calibration IEICE Society Conference A 60-GHz Digitally-Controlled Phase Modulator with Phase Error Calibration Rui WU, Ning Li, Kenichi Okada, and Akira Tokyo Institute of Technology Background 1 9-GHz unlicensed

More information

A 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation over 42MHz Bandwidth

A 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation over 42MHz Bandwidth A 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation Tong Zhang, Ali Najafi, Chenxin Su, Jacques C. Rudell University of Washington, Seattle Feb. 8, 2017 International

More information

RMO1C-1. Indoor and Outdoor Millimeter Wave Systems and RF/BB SoCs

RMO1C-1. Indoor and Outdoor Millimeter Wave Systems and RF/BB SoCs RMO1C-1 1 Indoor and Outdoor Millimeter Wave Systems and RF/BB SoCs Akira Matsuzawa and Kenich Okada Tokyo Institute of Technology O-Okayama, Meguro-ku, Tokyo 152-8552, Japan Matsuzawa & Okada Lab. Outline

More information

A 60GHz Transceiver RF Front-End

A 60GHz Transceiver RF Front-End TAMU ECEN625 FINAL PROJECT REPORT 1 A 60GHz Transceiver RF Front-End Xiangyong Zhou, UIN 421002457, Qiaochu Yang, UIN 221007758, Abstract This final report presents a 60GHz two-step conversion heterodyne

More information

mm-wave Transceiver Challenges for the 5G and 60GHz Standards Prof. Emanuel Cohen Technion

mm-wave Transceiver Challenges for the 5G and 60GHz Standards Prof. Emanuel Cohen Technion mm-wave Transceiver Challenges for the 5G and 60GHz Standards Prof. Emanuel Cohen Technion November 11, 11, 2015 2015 1 mm-wave advantage Why is mm-wave interesting now? Available Spectrum 7 GHz of virtually

More information

Insights Into Circuits for Frequency Synthesis at mm-waves Andrea Mazzanti Università di Pavia, Italy

Insights Into Circuits for Frequency Synthesis at mm-waves Andrea Mazzanti Università di Pavia, Italy RFIC2014, Tampa Bay June 1-3, 2014 Insights Into Circuits for Frequency Synthesis at mm-waves Andrea Mazzanti Università di Pavia, Italy High data rate wireless networks MAN / LAN PAN ~7GHz of unlicensed

More information

mmw to THz ultra high data rate radio access technologies

mmw to THz ultra high data rate radio access technologies mmw to THz ultra high data rate radio access technologies Dr. Laurent HERAULT VP Europe, CEA LETI Pierre Vincent Head of RF IC design Lab, CEA LETI Outline mmw communication use cases and standards mmw

More information

Radio Research Directions. Behzad Razavi Communication Circuits Laboratory Electrical Engineering Department University of California, Los Angeles

Radio Research Directions. Behzad Razavi Communication Circuits Laboratory Electrical Engineering Department University of California, Los Angeles Radio Research Directions Behzad Razavi Communication Circuits Laboratory Electrical Engineering Department University of California, Los Angeles Outline Introduction Millimeter-Wave Transceivers - Applications

More information

5.4: A 5GHz CMOS Transceiver for IEEE a Wireless LAN

5.4: A 5GHz CMOS Transceiver for IEEE a Wireless LAN 5.4: A 5GHz CMOS Transceiver for IEEE 802.11a Wireless LAN David Su, Masoud Zargari, Patrick Yue, Shahriar Rabii, David Weber, Brian Kaczynski, Srenik Mehta, Kalwant Singh, Sunetra Mendis, and Bruce Wooley

More information

A 60GHz CMOS Power Amplifier Using Varactor Cross-Coupling Neutralization with Adaptive Bias

A 60GHz CMOS Power Amplifier Using Varactor Cross-Coupling Neutralization with Adaptive Bias A 6GHz CMOS Power Amplifier Using Varactor Cross-Coupling Neutralization with Adaptive Bias Ryo Minami,Kota Matsushita, Hiroki Asada, Kenichi Okada,and Akira Tokyo Institute of Technology, Japan Outline

More information

A 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier

A 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier A 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier Hyunui Lee, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology, Japan Outline Background Body voltage controlled

More information

Proposing. An Interpolated Pipeline ADC

Proposing. An Interpolated Pipeline ADC Proposing An Interpolated Pipeline ADC Akira Matsuzawa Tokyo Institute of Technology, Japan Matsuzawa & Okada Lab. Background 38GHz long range mm-wave system Role of long range mm-wave Current Optical

More information

A Three-Stage 60GHz CMOS LNA Using Dual Noise-Matching Technique for 5dB NF

A Three-Stage 60GHz CMOS LNA Using Dual Noise-Matching Technique for 5dB NF A Three-Stage 60GHz CMOS LNA Using Dual Noise-Matching Technique for 5dB NF Ning Li 1, Kenichi Okada 1, Toshihide Suzuki 2, Tatsuya Hirose 2 and Akira 1 1. Tokyo Institute of Technology, Japan 2. Advanced

More information

ADI 2006 RF Seminar. Chapter II RF/IF Components and Specifications for Receivers

ADI 2006 RF Seminar. Chapter II RF/IF Components and Specifications for Receivers ADI 2006 RF Seminar Chapter II RF/IF Components and Specifications for Receivers 1 RF/IF Components and Specifications for Receivers Fixed Gain and Variable Gain Amplifiers IQ Demodulators Analog-to-Digital

More information

A CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5 GHz Wireless LAN Receiver. Hamid Rategh

A CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5 GHz Wireless LAN Receiver. Hamid Rategh A CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5 GHz Wireless LAN Receiver Hamid Rategh Center for Integrated Systems Stanford University OUTLINE Motivation Introduction

More information

Research and Development Activities in RF and Analog IC Design. RFIC Building Blocks. Single-Chip Transceiver Systems (I) Howard Luong

Research and Development Activities in RF and Analog IC Design. RFIC Building Blocks. Single-Chip Transceiver Systems (I) Howard Luong Research and Development Activities in RF and Analog IC Design Howard Luong Analog Research Laboratory Department of Electrical and Electronic Engineering Hong Kong University of Science and Technology

More information

TSEK38 Radio Frequency Transceiver Design: Project work B

TSEK38 Radio Frequency Transceiver Design: Project work B TSEK38 Project Work: Task specification A 1(15) TSEK38 Radio Frequency Transceiver Design: Project work B Course home page: Course responsible: http://www.isy.liu.se/en/edu/kurs/tsek38/ Ted Johansson (ted.johansson@liu.se)

More information

95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS

95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS 95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS Ekaterina Laskin, Mehdi Khanpour, Ricardo Aroca, Keith W. Tang, Patrice Garcia 1, Sorin P. Voinigescu University

More information

Advanced RF Measurements You Didn t Know Your Oscilloscope Could Make. Brad Frieden Philip Gresock

Advanced RF Measurements You Didn t Know Your Oscilloscope Could Make. Brad Frieden Philip Gresock Advanced RF Measurements You Didn t Know Your Oscilloscope Could Make Brad Frieden Philip Gresock Agenda RF measurement challenges Oscilloscope platform overview Typical RF characteristics Bandwidth vs.

More information

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5 ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5 20.5 A 2.4GHz CMOS Transceiver and Baseband Processor Chipset for 802.11b Wireless LAN Application George Chien, Weishi Feng, Yungping

More information

An All CMOS, 2.4 GHz, Fully Adaptive, Scalable, Frequency Hopped Transceiver

An All CMOS, 2.4 GHz, Fully Adaptive, Scalable, Frequency Hopped Transceiver An All CMOS, 2.4 GHz, Fully Adaptive, Scalable, Frequency Hopped Transceiver Farbod Behbahani John Leete Alexandre Kral Shahrzad Tadjpour Karapet Khanoyan Paul J. Chang Hooman Darabi Maryam Rofougaran

More information

Challenges in Designing CMOS Wireless System-on-a-chip

Challenges in Designing CMOS Wireless System-on-a-chip Challenges in Designing CMOS Wireless System-on-a-chip David Su Atheros Communications Santa Clara, California IEEE Fort Collins, March 2008 Introduction Outline Analog/RF: CMOS Transceiver Building Blocks

More information

A Low Phase Noise 24/77 GHz Dual-Band Sub-Sampling PLL for Automotive Radar Applications in 65 nm CMOS Technology

A Low Phase Noise 24/77 GHz Dual-Band Sub-Sampling PLL for Automotive Radar Applications in 65 nm CMOS Technology A Low Phase Noise 24/77 GHz Dual-Band Sub-Sampling PLL for Automotive Radar Applications in 65 nm CMOS Technology Xiang Yi, Chirn Chye Boon, Junyi Sun, Nan Huang and Wei Meng Lim VIRTUS, Nanyang Technological

More information

Session 3. CMOS RF IC Design Principles

Session 3. CMOS RF IC Design Principles Session 3 CMOS RF IC Design Principles Session Delivered by: D. Varun 1 Session Topics Standards RF wireless communications Multi standard RF transceivers RF front end architectures Frequency down conversion

More information

A fully synthesizable injection-locked PLL with feedback current output DAC in 28 nm FDSOI

A fully synthesizable injection-locked PLL with feedback current output DAC in 28 nm FDSOI LETTER IEICE Electronics Express, Vol.1, No.15, 1 11 A fully synthesizable injection-locked PLL with feedback current output DAC in 8 nm FDSOI Dongsheng Yang a), Wei Deng, Aravind Tharayil Narayanan, Rui

More information

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2 ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2 20.2 A Digitally Calibrated 5.15-5.825GHz Transceiver for 802.11a Wireless LANs in 0.18µm CMOS I. Bouras 1, S. Bouras 1, T. Georgantas

More information

Research Overview. Payam Heydari Nanoscale Communication IC Lab University of California, Irvine, CA

Research Overview. Payam Heydari Nanoscale Communication IC Lab University of California, Irvine, CA Research Overview Payam Heydari Nanoscale Communication IC Lab University of California, Irvine, CA NCIC Lab (Sub)-MMW measurement facility for frequencies up to 120GHz Students 11 Ph.D. students and 2

More information

An Integrated 60GHz Low Power Two- Chip Wireless System Based on IEEE802.11ad Standard

An Integrated 60GHz Low Power Two- Chip Wireless System Based on IEEE802.11ad Standard An Integrated 60GHz Low Power Two- Chip Wireless System Based on IEEE802.11ad Standard 1 Kaixue Ma; 1 Kiat Seng Yeo; Francois Chin 2 Xiaoming Peng 2 ; Xianming Qing 2 ; Zhining Chen 2 ; etc. 1 Nanyang

More information

A 1.9GHz Single-Chip CMOS PHS Cellphone

A 1.9GHz Single-Chip CMOS PHS Cellphone A 1.9GHz Single-Chip CMOS PHS Cellphone IEEE JSSC, Vol. 41, No.12, December 2006 William Si, Srenik Mehta, Hirad Samavati, Manolis Terrovitis, Michael Mack, Keith Onodera, Steve Jen, Susan Luschas, Justin

More information

5.5: A 3.2 to 4GHz, 0.25µm CMOS Frequency Synthesizer for IEEE a/b/g WLAN

5.5: A 3.2 to 4GHz, 0.25µm CMOS Frequency Synthesizer for IEEE a/b/g WLAN 5.5: A 3.2 to 4GHz, 0.25µm CMOS Frequency Synthesizer for IEEE 802.11a/b/g WLAN Manolis Terrovitis, Michael Mack, Kalwant Singh, and Masoud Zargari 1 Atheros Communications, Sunnyvale, California 1 Atheros

More information

Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity

Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity Marvin Onabajo Assistant Professor Analog and Mixed-Signal Integrated Circuits (AMSIC) Research Laboratory Dept.

More information

Analog and RF circuit techniques in nanometer CMOS

Analog and RF circuit techniques in nanometer CMOS Analog and RF circuit techniques in nanometer CMOS Bram Nauta University of Twente The Netherlands http://icd.ewi.utwente.nl b.nauta@utwente.nl UNIVERSITY OF TWENTE. Outline Introduction Balun-LNA-Mixer

More information

Digitally Assisted Wireless Transceivers and Synthesizers

Digitally Assisted Wireless Transceivers and Synthesizers Digitally Assisted Wireless Transceivers and Synthesizers Kenichi Okada Tokyo Institute of Technology Symposia on VLSI Technology and Circuits Outline Analog to Digital Digitization of Wireless TRX Digital

More information

Updates on THz Amplifiers and Transceiver Architecture

Updates on THz Amplifiers and Transceiver Architecture Updates on THz Amplifiers and Transceiver Architecture Sanggeun Jeon, Young-Chai Ko, Moonil Kim, Jae-Sung Rieh, Jun Heo, Sangheon Pack, and Chulhee Kang School of Electrical Engineering Korea University

More information

A 1MHz-64MHz Active RC TI-LPF with Variable Gain for SDR Receiver in 65-nm CMOS

A 1MHz-64MHz Active RC TI-LPF with Variable Gain for SDR Receiver in 65-nm CMOS 2017 5th International Conference on Computer, Automation and Power Electronics (CAPE 2017) A 1MHz-64MHz Active RC TI-LPF with Variable Gain for SDR Receiver in 65-nm CMOS Chaoxuan Zhang1, a, *, Xunping

More information

Project: IEEE P Working Group for Wireless Personal Area Networks (WPANs)

Project: IEEE P Working Group for Wireless Personal Area Networks (WPANs) Project: IEEE P802.15 Working Group for Wireless Personal Area Networks (WPANs) Title: Feasibility test of THz channel for high-speed wireless link Date Submitted: 12 Nov 2013 Source: Jae-Young Kim, Ho-Jin

More information

Fiber-fed wireless systems based on remote up-conversion techniques

Fiber-fed wireless systems based on remote up-conversion techniques 2008 Radio and Wireless Symposium incorporating WAMICON 22 24 January 2008, Orlando, FL. Fiber-fed wireless systems based on remote up-conversion techniques Jae-Young Kim and Woo-Young Choi Dept. of Electrical

More information

ISSCC 2006 / SESSION 33 / MOBILE TV / 33.4

ISSCC 2006 / SESSION 33 / MOBILE TV / 33.4 33.4 A Dual-Channel Direct-Conversion CMOS Receiver for Mobile Multimedia Broadcasting Vincenzo Peluso, Yang Xu, Peter Gazzerro, Yiwu Tang, Li Liu, Zhenbiao Li, Wei Xiong, Charles Persico Qualcomm, San

More information

Project: IEEE P Working Group for Wireless Personal Area Networks N

Project: IEEE P Working Group for Wireless Personal Area Networks N Project: IEEE P802.15 Working Group for Wireless Personal Area Networks N (WPANs( WPANs) Title: [60GHz-band Gigabit Transceivers and Their Applications ] Date Submitted: [12 January 2004] Source: [Kenichi

More information

A 1.6-to-3.2/4.8 GHz Dual Modulus Injection-Locked Frequency Multiplier in

A 1.6-to-3.2/4.8 GHz Dual Modulus Injection-Locked Frequency Multiplier in RTU1D-2 LAICS A 1.6-to-3.2/4.8 GHz Dual Modulus Injection-Locked Frequency Multiplier in 0.18µm CMOS L. Zhang, D. Karasiewicz, B. Ciftcioglu and H. Wu Laboratory for Advanced Integrated Circuits and Systems

More information

Design of mm-wave Injection Locking Power Amplifier. Student: Jiafu Lin Supervisor: Asst. Prof. Boon Chirn Chye

Design of mm-wave Injection Locking Power Amplifier. Student: Jiafu Lin Supervisor: Asst. Prof. Boon Chirn Chye Design of mm-wave Injection Locking Power Amplifier Student: Jiafu Lin Supervisor: Asst. Prof. Boon Chirn Chye 1 Design Review Ref. Process Topology VDD (V) RFIC 2008[1] JSSC 2007[2] JSSC 2009[3] JSSC

More information

An Energy Efficient 1 Gb/s, 6-to-10 GHz CMOS IR-UWB Transmitter and Receiver With Embedded On-Chip Antenna

An Energy Efficient 1 Gb/s, 6-to-10 GHz CMOS IR-UWB Transmitter and Receiver With Embedded On-Chip Antenna An Energy Efficient 1 Gb/s, 6-to-10 GHz CMOS IR-UWB Transmitter and Receiver With Embedded On-Chip Antenna Zeshan Ahmad, Khaled Al-Ashmouny, Kuo-Ken Huang EECS 522 Analog Integrated Circuits (Winter 09)

More information

65-GHz Receiver in SiGe BiCMOS Using Monolithic Inductors and Transformers

65-GHz Receiver in SiGe BiCMOS Using Monolithic Inductors and Transformers 65-GHz Receiver in SiGe BiCMOS Using Monolithic Inductors and Transformers Michael Gordon, Terry Yao, Sorin P. Voinigescu University of Toronto March 10 2006, UBC, Vancouver Outline Motivation mm-wave

More information

Bridging the Gap between System & Circuit Designers

Bridging the Gap between System & Circuit Designers Bridging the Gap between System & Circuit Designers October 27, 2004 Presented by: Kal Kalbasi Q & A Marc Petersen Copyright 2003 Agilent Technologies, Inc. The Gap System Communication System Design System

More information

RFIC Design for Wireless Communications

RFIC Design for Wireless Communications RFIC Design for Wireless Communications VLSI Design & Test Seminar, April 19, 2006 Foster Dai 1. An MIMO Multimode WLAN RFIC 2. A Σ Direct Digital Synthesizer IC Foster Dai, April, 2006 1 1. Dave An MIMO

More information

Low-Power Pipelined ADC Design for Wireless LANs

Low-Power Pipelined ADC Design for Wireless LANs Low-Power Pipelined ADC Design for Wireless LANs J. Arias, D. Bisbal, J. San Pablo, L. Quintanilla, L. Enriquez, J. Vicente, J. Barbolla Dept. de Electricidad y Electrónica, E.T.S.I. de Telecomunicación,

More information

A Pulse-Based CMOS Ultra-Wideband Transmitter for WPANs

A Pulse-Based CMOS Ultra-Wideband Transmitter for WPANs A Pulse-Based CMOS Ultra-Wideband Transmitter for WPANs Murat Demirkan* Solid-State Circuits Research Laboratory University of California, Davis *Now with Agilent Technologies, Santa Clara, CA 03/20/2008

More information

TSEK02: Radio Electronics Lecture 8: RX Nonlinearity Issues, Demodulation. Ted Johansson, EKS, ISY

TSEK02: Radio Electronics Lecture 8: RX Nonlinearity Issues, Demodulation. Ted Johansson, EKS, ISY TSEK02: Radio Electronics Lecture 8: RX Nonlinearity Issues, Demodulation Ted Johansson, EKS, ISY 2 RX Nonlinearity Issues, Demodulation RX nonlinearities (parts of 2.2) System Nonlinearity Sensitivity

More information

Radio Technologies for 5G Using Advanced Photonic Infrastructure for Dense User Environments

Radio Technologies for 5G Using Advanced Photonic Infrastructure for Dense User Environments 6th Japan-EU Symposium on ICT Research and Innovation Makuhari Messe, 6-7 October 2016. Radio Technologies for 5G Using Advanced Photonic Infrastructure for Dense User Environments Hiroshi Murata Osaka

More information

TestData Summary of 5.2GHz WLAN Direct Conversion RF Transceiver Board

TestData Summary of 5.2GHz WLAN Direct Conversion RF Transceiver Board Page 1 of 16 ========================================================================================= TestData Summary of 5.2GHz WLAN Direct Conversion RF Transceiver Board =========================================================================================

More information

Flexible CMOS Frequency Translation Circuits

Flexible CMOS Frequency Translation Circuits Flexible CMOS Frequency Translation Circuits Eric Klumperink Zhiyu Ru, Michiel Soer, Bram Nauta 1 Outline Intro Analog Front Ends for SDR Interferer robust SDR Receiver analog part Interferer robust SDR

More information

Receiver Architecture

Receiver Architecture Receiver Architecture Receiver basics Channel selection why not at RF? BPF first or LNA first? Direct digitization of RF signal Receiver architectures Sub-sampling receiver noise problem Heterodyne receiver

More information

ISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5

ISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5 20.5 An Ultra-Low Power 2.4GHz RF Transceiver for Wireless Sensor Networks in 0.13µm CMOS with 400mV Supply and an Integrated Passive RX Front-End Ben W. Cook, Axel D. Berny, Alyosha Molnar, Steven Lanzisera,

More information

ECEN620: Network Theory Broadband Circuit Design Fall 2014

ECEN620: Network Theory Broadband Circuit Design Fall 2014 ECEN60: Network Theory Broadband Circuit Design Fall 014 Lecture 13: Frequency Synthesizer Examples Sam Palermo Analog & Mixed-Signal Center Texas A&M University Agenda Frequency Synthesizer Examples Design

More information

Full Duplex CMOS Transceiver with On-Chip Self-Interference Cancelation. Seyyed Amir Ayati

Full Duplex CMOS Transceiver with On-Chip Self-Interference Cancelation. Seyyed Amir Ayati Full Duplex CMOS Transceiver with On-Chip Self-Interference Cancelation by Seyyed Amir Ayati A Dissertation Presented in Partial Fulfillment of the Requirements for the Degree Doctor of Philosophy Approved

More information

2011/12 Cellular IC design RF, Analog, Mixed-Mode

2011/12 Cellular IC design RF, Analog, Mixed-Mode 2011/12 Cellular IC design RF, Analog, Mixed-Mode Mohammed Abdulaziz, Mattias Andersson, Jonas Lindstrand, Xiaodong Liu, Anders Nejdel Ping Lu, Luca Fanori Martin Anderson, Lars Sundström, Pietro Andreani

More information

System-Level Time-Domain Behavioral Modeling for A Mobile WiMax Transceiver

System-Level Time-Domain Behavioral Modeling for A Mobile WiMax Transceiver System-Level Time-Domain Behavioral Modeling for A Mobile WiMax Transceiver Jie He, Jun Seo Yang, Yongsup Kim, and Austin S. Kim HIDS Lab, Telecommunication R&D Center, Samsung Electronics jie.he@samung.com,

More information

Today s mobile devices

Today s mobile devices PAGE 1 NOVEMBER 2013 Highly Integrated, High Performance Microwave Radio IC Chipsets cover 6-42 GHz Bands Complete Upconversion & Downconversion Chipsets for Microwave Point-to-Point Outdoor Units (ODUs)

More information

CMOS Design of Wideband Inductor-Less LNA

CMOS Design of Wideband Inductor-Less LNA IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 8, Issue 3, Ver. I (May.-June. 2018), PP 25-30 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org CMOS Design of Wideband Inductor-Less

More information

5 th Generation Wireless

5 th Generation Wireless RFIC2017 RFIC/Silicon Based Phased Arrays and Transceivers for 5G Gabriel M. Rebeiz Distinguished Professor 5 th Generation Wireless where is that Member going of the and National what s Academy in it

More information

26.8: A 1.9GHz Single-Chip CMOS PHS Cellphone

26.8: A 1.9GHz Single-Chip CMOS PHS Cellphone 26.8: A 1.9GHz Single-Chip CMOS PHS Cellphone William W. Si, Srenik Mehta, Hirad Samavati, Manolis Terrovitis, Michael Mack, KeithOnodera, SteveJen, Susan Luschas, Justin Hwang, SuniMendis, DavidSu, BruceWooley

More information

Millimeter-wave wireless R&D status in Panasonic and future research

Millimeter-wave wireless R&D status in Panasonic and future research Millimeter-wave wireless R&D status in Panasonic and future research 4th Japan-EU Symposium 19 th January, 2012 Michiaki MATSUO Kazuaki TAKAHASHI Panasonic corporation Outline Panasonic s R&D activities

More information

5G System Concept Seminar. RF towards 5G. Researchers: Tommi Tuovinen, Nuutti Tervo & Aarno Pärssinen

5G System Concept Seminar. RF towards 5G. Researchers: Tommi Tuovinen, Nuutti Tervo & Aarno Pärssinen 04.02.2016 @ 5G System Concept Seminar RF towards 5G Researchers: Tommi Tuovinen, Nuutti Tervo & Aarno Pärssinen 5.2.2016 2 Outline 5G challenges for RF Key RF system assumptions Channel SNR and related

More information

RF/IF Terminology and Specs

RF/IF Terminology and Specs RF/IF Terminology and Specs Contributors: Brad Brannon John Greichen Leo McHugh Eamon Nash Eberhard Brunner 1 Terminology LNA - Low-Noise Amplifier. A specialized amplifier to boost the very small received

More information

20 GHz Low Power QVCO and De-skew Techniques in 0.13µm Digital CMOS. Masum Hossain & Tony Chan Carusone University of Toronto

20 GHz Low Power QVCO and De-skew Techniques in 0.13µm Digital CMOS. Masum Hossain & Tony Chan Carusone University of Toronto 20 GHz Low Power QVCO and De-skew Techniques in 0.13µm Digital CMOS Masum Hossain & Tony Chan Carusone University of Toronto masum@eecg.utoronto.ca Motivation Data Rx3 Rx2 D-FF D-FF Rx1 D-FF Clock Clock

More information

TSEK02: Radio Electronics Lecture 8: RX Nonlinearity Issues, Demodulation. Ted Johansson, EKS, ISY

TSEK02: Radio Electronics Lecture 8: RX Nonlinearity Issues, Demodulation. Ted Johansson, EKS, ISY TSEK02: Radio Electronics Lecture 8: RX Nonlinearity Issues, Demodulation Ted Johansson, EKS, ISY RX Nonlinearity Issues: 2.2, 2.4 Demodulation: not in the book 2 RX nonlinearities System Nonlinearity

More information

Design and Implementation of Power Efficient RF-Frontends for Short Range Radio Systems

Design and Implementation of Power Efficient RF-Frontends for Short Range Radio Systems Design and Implementation of Power Efficient RF-Frontends for Short Range Radio Systems Dr.-Ing. Lei Liao Infineon Technologies AG Outline Introduction Challenges of Low Power Hardware Design The LPRF

More information

Designing CMOS Wireless System-on-a-chip

Designing CMOS Wireless System-on-a-chip Designing CMOS Wireless System-on-a-chip David Su david.su@atheros.com Atheros Communications Santa Clara, California Santa Clara SSCS (c) D. Su Santa Clara SSCS September 2009 p.1 Outline Introduction

More information

24 GHz ISM Band Integrated Transceiver Preliminary Technical Documentation MAIC

24 GHz ISM Band Integrated Transceiver Preliminary Technical Documentation MAIC FEATURES Millimeter-wave (mmw) integrated transceiver Direct up and down conversion architecture 24 GHz ISM band 23.5-25.5 GHz frequency of operation 1.5 Volt operation, low-power consumption LO Quadrature

More information

Pulse-Based Ultra-Wideband Transmitters for Digital Communication

Pulse-Based Ultra-Wideband Transmitters for Digital Communication Pulse-Based Ultra-Wideband Transmitters for Digital Communication Ph.D. Thesis Defense David Wentzloff Thesis Committee: Prof. Anantha Chandrakasan (Advisor) Prof. Joel Dawson Prof. Charles Sodini Ultra-Wideband

More information

ISSCC 2006 / SESSION 10 / mm-wave AND BEYOND / 10.1

ISSCC 2006 / SESSION 10 / mm-wave AND BEYOND / 10.1 10.1 A 77GHz 4-Element Phased Array Receiver with On-Chip Dipole Antennas in Silicon A. Babakhani, X. Guan, A. Komijani, A. Natarajan, A. Hajimiri California Institute of Technology, Pasadena, CA Achieving

More information

1 Introduction to Highly Integrated and Tunable RF Receiver Front Ends

1 Introduction to Highly Integrated and Tunable RF Receiver Front Ends 1 Introduction to Highly Integrated and Tunable RF Receiver Front Ends 1.1 Introduction With the ever-increasing demand for instant access to data over wideband communication channels, the quest for a

More information

A Low Power 900MHz Superheterodyne Compressive Sensing Receiver for Sparse Frequency Signal Detection

A Low Power 900MHz Superheterodyne Compressive Sensing Receiver for Sparse Frequency Signal Detection A Low Power 900MHz Superheterodyne Compressive Sensing Receiver for Sparse Frequency Signal Detection Hamid Nejati and Mahmood Barangi 4/14/2010 Outline Introduction System level block diagram Compressive

More information

CMOS RFIC Design for Direct Conversion Receivers. Zhaofeng ZHANG Supervisor: Dr. Jack Lau

CMOS RFIC Design for Direct Conversion Receivers. Zhaofeng ZHANG Supervisor: Dr. Jack Lau CMOS RFIC Design for Direct Conversion Receivers Zhaofeng ZHANG Supervisor: Dr. Jack Lau Outline of Presentation Background Introduction Thesis Contributions Design Issues and Solutions A Direct Conversion

More information

Fall 2017 Project Proposal

Fall 2017 Project Proposal Fall 2017 Project Proposal (Henry Thai Hoa Nguyen) Big Picture The goal of my research is to enable design automation in the field of radio frequency (RF) integrated communication circuits and systems.

More information

TSEK38: Radio Frequency Transceiver Design Lecture 3: Superheterodyne TRX design

TSEK38: Radio Frequency Transceiver Design Lecture 3: Superheterodyne TRX design TSEK38: Radio Frequency Transceiver Design Lecture 3: Superheterodyne TRX design Ted Johansson, ISY ted.johansson@liu.se 2 Outline of lecture 3 Introduction RF TRX architectures (3) Superheterodyne architecture

More information

ADI 2006 RF Seminar. Chapter VI A Detailed Look at Wireless Signal Chain Architectures

ADI 2006 RF Seminar. Chapter VI A Detailed Look at Wireless Signal Chain Architectures DI 2006 R Seminar Chapter VI Detailed Look at Wireless Chain rchitectures 1 Receiver rchitectures Receivers are designed to detect and demodulate the desired signal and remove unwanted blockers Receiver

More information

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design Chapter 6 Case Study: 2.4-GHz Direct Conversion Receiver The chapter presents a 0.25-µm CMOS receiver front-end designed for 2.4-GHz direct conversion RF transceiver and demonstrates the necessity and

More information

Reconfigurable 6 GHz Vector Signal Transceiver with I/Q Interface

Reconfigurable 6 GHz Vector Signal Transceiver with I/Q Interface SPECIFICATIONS PXIe-5645 Reconfigurable 6 GHz Vector Signal Transceiver with I/Q Interface Contents Definitions...2 Conditions... 3 Frequency...4 Frequency Settling Time... 4 Internal Frequency Reference...

More information

Common RF Test On ATE

Common RF Test On ATE Common RF Test On ATE ICTEST8 the 10 th test symposium COE Expert Engineer (ADVANTEST) Kevin.Yan 2017/12/15 All Rights Reserved - ADVANTEST CORPORATION 1 Agenda RF Typical test items Introduction Test

More information

Heterodyne Sensing CMOS Array with High Density and Large Scale: A 240-GHz, 32-Unit Receiver Using a De-Centralized Architecture

Heterodyne Sensing CMOS Array with High Density and Large Scale: A 240-GHz, 32-Unit Receiver Using a De-Centralized Architecture Heterodyne Sensing CMOS Array with High Density and Large Scale: A 240-GHz, 32-Unit Receiver Using a De-Centralized Architecture Zhi Hu, Cheng Wang, and Ruonan Han Massachusetts Institute of Technology

More information

A77 GHz radar application is suitable for measuring distance

A77 GHz radar application is suitable for measuring distance 928 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 45, NO. 4, APRIL 2010 A 77 GHz 90 nm CMOS Transceiver for FMCW Radar Applications Toshiya Mitomo, Member, IEEE, Naoko Ono, Hiroaki Hoshino, Yoshiaki Yoshihara,

More information

SiGe PLL design at 28 GHz

SiGe PLL design at 28 GHz SiGe PLL design at 28 GHz 2015-09-23 Tobias Tired Electrical and Information Technology Lund University May 14, 2012 Waqas Ahmad (Lund University) Presentation outline E-band wireless backhaul Beam forming

More information

Hot Topics and Cool Ideas in Scaled CMOS Analog Design

Hot Topics and Cool Ideas in Scaled CMOS Analog Design Engineering Insights 2006 Hot Topics and Cool Ideas in Scaled CMOS Analog Design C. Patrick Yue ECE, UCSB October 27, 2006 Slide 1 Our Research Focus High-speed analog and RF circuits Device modeling,

More information

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 678A 40MHZ TO 900MHZ DIRECT CONVERSION QUADRATURE DEMODULATOR

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 678A 40MHZ TO 900MHZ DIRECT CONVERSION QUADRATURE DEMODULATOR DESCRIPTION QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 678A LT5517 Demonstration circuit 678A is a 40MHz to 900MHz Direct Conversion Quadrature Demodulator featuring the LT5517. The LT 5517 is a direct

More information

Frequency Synthesizers for RF Transceivers. Domine Leenaerts Philips Research Labs.

Frequency Synthesizers for RF Transceivers. Domine Leenaerts Philips Research Labs. Frequency Synthesizers for RF Transceivers Domine Leenaerts Philips Research Labs. Purpose Overview of synthesizer architectures for RF transceivers Discuss the most challenging RF building blocks Technology

More information

Optical Phase-Locking and Wavelength Synthesis

Optical Phase-Locking and Wavelength Synthesis 2014 IEEE Compound Semiconductor Integrated Circuits Symposium, October 21-23, La Jolla, CA. Optical Phase-Locking and Wavelength Synthesis M.J.W. Rodwell, H.C. Park, M. Piels, M. Lu, A. Sivananthan, E.

More information

A 5GHz, 32mW CMOS Frequency Synthesizer with an Injection Locked Frequency Divider. Hamid Rategh, Hirad Samavati, Thomas Lee

A 5GHz, 32mW CMOS Frequency Synthesizer with an Injection Locked Frequency Divider. Hamid Rategh, Hirad Samavati, Thomas Lee A 5GHz, 32mW CMOS Frequency Synthesizer with an Injection Locked Frequency Divider Hamid Rategh, Hirad Samavati, Thomas Lee OUTLINE motivation introduction synthesizer architecture synthesizer building

More information

Advanced Self-Interference Cancellation and Multiantenna Techniques for Full-Duplex Radios

Advanced Self-Interference Cancellation and Multiantenna Techniques for Full-Duplex Radios Advanced Self-Interference Cancellation and Multiantenna Techniques for Full-Duplex Radios Dani Korpi 1, Sathya Venkatasubramanian 2, Taneli Riihonen 2, Lauri Anttila 1, Sergei Tretyakov 2, Mikko Valkama

More information