A Pulse-Based CMOS Ultra-Wideband Transmitter for WPANs
|
|
|
- Nelson Robertson
- 6 years ago
- Views:
Transcription
1 A Pulse-Based CMOS Ultra-Wideband Transmitter for WPANs Murat Demirkan* Solid-State Circuits Research Laboratory University of California, Davis *Now with Agilent Technologies, Santa Clara, CA 03/20/2008 1
2 Outline Motivation (Why UWB?) FCC Emission Limits Antenna Characterization UWB Transmitter Design Wide Tuning-Range VCO Design Summary 2
3 Outline Motivation (Why UWB?) FCC Emission Limits Antenna Characterization UWB Transmitter Design Wide Tuning-Range VCO Design Summary 3
4 Motivation Consumers demand indoor wireless connectivity Current WLAN/WPAN solutions insufficient a/g 54Mbps (WLAN)* Bluetooth 3Mbps (WPAN) High data-rate applications: Wireless USB (480Mbps) Real time AV Streaming (HDTV), AV Conference *w/o MIMO 4
5 Motivation Cont. d Shannon s Law: The theoretical maximum information rate of a channel in bits per second is ( 1 + log SNR) C = BW 2 UWB can provide very high data rates at low transmit power levels compared to narrowband Low SNR implement in low-cost CMOS Power Amplifier not required 5
6 Outline Motivation (Why UWB?) FCC Emission Limits Antenna Characterization UWB Transmitter Design Wide Tuning-Range VCO Design Summary 6
7 FCC Limits FCC: UWB device has BW frac >0.2 or BW>500MHz BW frac ( ) 2 f f H L BW = = f + f f H L c Peak power limit: 0 dbm EIRP within 50 MHz of f c 7
8 Outline Motivation (Why UWB?) FCC Emission Limits Antenna Characterization UWB Transmitter Design Wide Tuning-Range VCO Design Summary 8
9 UWB Antenna Modeling Narrowband Antennas are frequency independent (Z in =Z o, Gain) UWB radios operate in GHz (Z in (ω), H(ω)) Need to simulate EIRP before fabrication Need a circuit-level model to facilitate design Simple lumped models are NOT adequate 9
10 Modeling UWB Antennas EIRP 1 EIRP 2 I in V rad1 V rad2 I out Vin Z TX1 Z A V RX Z 11 TX 1 rad 2 2 Z Z 22 TX 2 A V RX rad 1 1 Z TX2 Vout Transceiver 1 Transceiver 2 Bilateral equivalent circuit model for the 2-antenna network. 10
11 Outline Motivation (Why UWB?) FCC Emission Limits Antenna Characterization UWB Transmitter Design Wide Tuning-Range VCO Design Summary 11
12 Pulse Generation Methods Up-Conversion: ISSCC 2005 [Iida et al.] Filtering: d dt n n ISSCC 2006 [Zheng et al.] CT Filter 12
13 DT-FIR Filter: FIR Pulse Generator H( z) This work: f = 1 T d 1 H ( z) = (1 z ) N H '( z) f = 1 T d H'( z) = (1 z 1 ) H( z) = (1 z 1 ) N+ 1 13
14 Transmitter Architecture φ φ
15 Transmitter Architecture φ φ 1 4 Output Stage 15
16 Transmitter Architecture φ φ 1 4 PLL 16
17 Transmitter Architecture φ φ 1 4 Digital 17
18 Output Stage ant TRIG DD od CTRL TRIG CLK CTRL ø 1 ø 2 ø 3 ø 4 od ant 18
19 Output Stage ant TRIG DD od CTRL TRIG CLK CTRL ø 1 ø 2 ø 3 ø 4 od ant 19
20 Output Stage ant TRIG DD od CTRL TRIG CLK CTRL ø 1 ø 2 ø 3 ø 4 od ant 20
21 Output Stage ant TRIG DD od CTRL TRIG CLK CTRL ø 1 ø 2 ø 3 ø 4 od ant 21
22 Output Stage 22
23 Output Stage ant TRIG DD od CTRL TRIG CLK CTRL ø 1 ø 2 ø 3 ø 4 od ant 23
24 Output Stage ant TRIG DD od CTRL TRIG CLK CTRL ø 1 ø 2 ø 3 ø 4 od ant 24
25 Frequency Synthesizer (PLL) LC CLK 1 2 spur 8 LF CLK data Tri-State PFD Loop filter programmable CLK low jitter, wide TR 25
26 Charge Pump DD 2a Single-ended design for llllsimplicity CP P 2b Low-voltage cascode llllcurrent mirrors N fine M 1a and M 2a are switches DD M 1b and M 2b provide DD 1a 1b lllldischarge path 26
27 Voltage Controlled Oscillator DD Single-loop inductor VCO AMOS varactors for fine lllland coarse tuning CLK+ CLK- Cross-coupled CMOS Sets bias for AMOS fine coarse Reduces 1/f noise lllupconversion 27
28 Measured Phase Noise at 14.4GHz f CLK Noise floor
29 Simulated and Measured Pulses 29
30 Measured EIRP 30
31 Performance Summary at 25 C Technology 90nm CMOS Die Area 2.83mm 2 Max. Pulse Rate 1.8Gpulses/s Max. Pulse Amplitude 220mVpp Modulation BPSK+PPM VCO Range GHz Jitter (rms) 1.9ps Jitter (peak-to-peak) 15.1ps Supply Voltage 1.0V Power Dissipation Pulse Generator 129mW PLL 98mW Test-Mode Circuitry 143mW Total Transmitter Power 227mW Energy/Pulse 126pJ/pulse 31
32 Die Micrograph 1.95mm LC 32
33 Outline Motivation (Why UWB?) FCC Emission Limits Antenna Characterization UWB Transmitter Design Wide Tuning-Range VCO Design (with Stephen Bruss) Summary 33
34 Motivation How can we improve the tuning range of a conventional LC VCO without increasing phase noise and area significantly? Key observertion: Capacitor Q is low at high frequencies (Q C =1/ωRC) but inductor Q is high! 34
35 VCO1: Single-inductor LC VCO Built as reference for comparison Inductor Single-turn Uses both M8 & M9 Has high self resonant freq. Flat L and Q vs. Frequency AMOS varactors Fine tuning (Kvco=150MHz/V) Coarse tuning (Binary weighted) 35
36 VCO2: LC VCO with one extra coil Coil L 2 mutually coupled to L 1 When S 1 is OPEN No Eddy Currents in L 2 Inductance is L 1 When S 1 is CLOSED Eddy Current flow in L 2 2 Inductance drops to L1 k12l2 36
37 VCO3: LC VCO with two extra coils Coils L 2 and L 3 are mutually coupled to L 1 Switches S 1 and S 2 control currents in L 2 and L 3 Four frequency bands 37
38 Resonator Layout g2 b2 L 3 Extra coils add small area L 1 L 2 g1 b1 L 2 & L 3 biased independently Set V b1 & V b2 to opposite polarity of V g1 & V g2 Improves (Q x TR) by 1.6 Switch size critical (R on, C off ) 38
39 Measured Phase Noise at 13GHz 39
40 Phase Noise at 1MHz offset Tuning Range 61.9% 36.3% 26.6% 40
41 Performance Summary at 25 C VCO1 VCO2 VCO3 Process 90nm CMOS 90nm CMOS 90nm CMOS Power Supply 1.2V 1.2V 1.2V Center 13.7GHz 12.4GHz 11.8GHz Frequency Tuning Range 26.6% 36.3% 61.9% Power 2.81mW 5.65mW 7.7mW 41
42 Performance Comparison 42
43 Performance Comparison FOM = kt log P f f f 10 max min off 2 PN ( f ) off [Ham, Hajimiri, JSSC 01] 43
44 Die Micrograph 44
45 Outline Motivation (Why UWB?) FCC Emission Limits Antenna Characterization UWB Transmitter Design Wide Tuning-Range VCO Design Summary 45
46 Summary Modeling of UWB Antennas in RF Circuit Simulators A new pulse-based UWB transmitter architecture A Method to improve to tuning ranges of conventional LC VCOs using switched coupled-inductors 46
47 Acknowledgements Advisor: Prof. Richard R. Spencer Professors P.J. Hurst, A. Knoesen, B. Kolner, S. H. Lewis, A. H. Pham and D. Yankelevich for their generous help Stephen P. Bruss (VCO Project) Dan Oprica and the IEEE SCV SSCS Fabrications were graciously provided by TSMC Research was supported by: Agilent, Broadcom, Intel, Marvell, TDK, Texas Instruments and the UC MICRO Program 47
48 -END- 48
5.5: A 3.2 to 4GHz, 0.25µm CMOS Frequency Synthesizer for IEEE a/b/g WLAN
5.5: A 3.2 to 4GHz, 0.25µm CMOS Frequency Synthesizer for IEEE 802.11a/b/g WLAN Manolis Terrovitis, Michael Mack, Kalwant Singh, and Masoud Zargari 1 Atheros Communications, Sunnyvale, California 1 Atheros
Research Overview. Payam Heydari Nanoscale Communication IC Lab University of California, Irvine, CA
Research Overview Payam Heydari Nanoscale Communication IC Lab University of California, Irvine, CA NCIC Lab (Sub)-MMW measurement facility for frequencies up to 120GHz Students 11 Ph.D. students and 2
A 5GHz, 32mW CMOS Frequency Synthesizer with an Injection Locked Frequency Divider. Hamid Rategh, Hirad Samavati, Thomas Lee
A 5GHz, 32mW CMOS Frequency Synthesizer with an Injection Locked Frequency Divider Hamid Rategh, Hirad Samavati, Thomas Lee OUTLINE motivation introduction synthesizer architecture synthesizer building
A 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation over 42MHz Bandwidth
A 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation Tong Zhang, Ali Najafi, Chenxin Su, Jacques C. Rudell University of Washington, Seattle Feb. 8, 2017 International
5.4: A 5GHz CMOS Transceiver for IEEE a Wireless LAN
5.4: A 5GHz CMOS Transceiver for IEEE 802.11a Wireless LAN David Su, Masoud Zargari, Patrick Yue, Shahriar Rabii, David Weber, Brian Kaczynski, Srenik Mehta, Kalwant Singh, Sunetra Mendis, and Bruce Wooley
Radio Research Directions. Behzad Razavi Communication Circuits Laboratory Electrical Engineering Department University of California, Los Angeles
Radio Research Directions Behzad Razavi Communication Circuits Laboratory Electrical Engineering Department University of California, Los Angeles Outline Introduction Millimeter-Wave Transceivers - Applications
ECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN60: Network Theory Broadband Circuit Design Fall 014 Lecture 13: Frequency Synthesizer Examples Sam Palermo Analog & Mixed-Signal Center Texas A&M University Agenda Frequency Synthesizer Examples Design
Frequency Synthesizers for RF Transceivers. Domine Leenaerts Philips Research Labs.
Frequency Synthesizers for RF Transceivers Domine Leenaerts Philips Research Labs. Purpose Overview of synthesizer architectures for RF transceivers Discuss the most challenging RF building blocks Technology
Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1
Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1 LECTURE 160 CDR EXAMPLES INTRODUCTION Objective The objective of this presentation is: 1.) Show two examples of clock and data recovery
A CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5 GHz Wireless LAN Receiver. Hamid Rategh
A CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5 GHz Wireless LAN Receiver Hamid Rategh Center for Integrated Systems Stanford University OUTLINE Motivation Introduction
ISSCC 2004 / SESSION 21/ 21.1
ISSCC 2004 / SESSION 21/ 21.1 21.1 Circular-Geometry Oscillators R. Aparicio, A. Hajimiri California Institute of Technology, Pasadena, CA Demand for faster data rates in wireline and wireless markets
A Low Phase Noise 24/77 GHz Dual-Band Sub-Sampling PLL for Automotive Radar Applications in 65 nm CMOS Technology
A Low Phase Noise 24/77 GHz Dual-Band Sub-Sampling PLL for Automotive Radar Applications in 65 nm CMOS Technology Xiang Yi, Chirn Chye Boon, Junyi Sun, Nan Huang and Wei Meng Lim VIRTUS, Nanyang Technological
SiNANO-NEREID Workshop:
SiNANO-NEREID Workshop: Towards a new NanoElectronics Roadmap for Europe Leuven, September 11 th, 2017 WP3/Task 3.2 Connectivity RF and mmw Design Outline Connectivity, what connectivity? High data rates
Pulse-Based Ultra-Wideband Transmitters for Digital Communication
Pulse-Based Ultra-Wideband Transmitters for Digital Communication Ph.D. Thesis Defense David Wentzloff Thesis Committee: Prof. Anantha Chandrakasan (Advisor) Prof. Joel Dawson Prof. Charles Sodini Ultra-Wideband
Analysis of Phase Noise Profile of a 1.1 GHz Phase-locked Loop
Analysis of Phase Noise Profile of a 1.1 GHz Phase-locked Loop J. Handique, Member, IAENG and T. Bezboruah, Member, IAENG 1 Abstract We analyzed the phase noise of a 1.1 GHz phaselocked loop system for
A 3-10GHz Ultra-Wideband Pulser
A 3-10GHz Ultra-Wideband Pulser Jan M. Rabaey Simone Gambini Davide Guermandi Electrical Engineering and Computer Sciences University of California at Berkeley Technical Report No. UCB/EECS-2006-136 http://www.eecs.berkeley.edu/pubs/techrpts/2006/eecs-2006-136.html
Radio Frequency Integrated Circuits Prof. Cameron Charles
Radio Frequency Integrated Circuits Prof. Cameron Charles Overview Introduction to RFICs Utah RFIC Lab Research Projects Low-power radios for Wireless Sensing Ultra-Wideband radios for Bio-telemetry Cameron
Insights Into Circuits for Frequency Synthesis at mm-waves Andrea Mazzanti Università di Pavia, Italy
RFIC2014, Tampa Bay June 1-3, 2014 Insights Into Circuits for Frequency Synthesis at mm-waves Andrea Mazzanti Università di Pavia, Italy High data rate wireless networks MAN / LAN PAN ~7GHz of unlicensed
A Remote-Powered RFID Tag with 10Mb/s UWB Uplink and -18.5dBm-Sensitivity UHF Downlink in 0.18μm CMOS
A Remote-Powered RFID Tag with 10Mb/s UWB Uplink and -18.5dBm-Sensitivity UHF Downlink in 0.18μm CMOS Majid Baghaei-Nejad 1, David S. Mendoza 1, Zhuo Zou 1, Soheil Radiom 2, Georges Gielen 2, Li-Rong Zheng
EECS240 Spring Advanced Analog Integrated Circuits Lecture 1: Introduction. Elad Alon Dept. of EECS
EECS240 Spring 2009 Advanced Analog Integrated Circuits Lecture 1: Introduction Elad Alon Dept. of EECS Course Focus Focus is on analog design Typically: Specs circuit topology layout Will learn spec-driven
A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator*
WP 23.6 A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator* Christopher Lam, Behzad Razavi University of California, Los Angeles, CA New wireless local area network (WLAN) standards have recently emerged
Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity
Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity Marvin Onabajo Assistant Professor Analog and Mixed-Signal Integrated Circuits (AMSIC) Research Laboratory Dept.
An Energy Efficient 1 Gb/s, 6-to-10 GHz CMOS IR-UWB Transmitter and Receiver With Embedded On-Chip Antenna
An Energy Efficient 1 Gb/s, 6-to-10 GHz CMOS IR-UWB Transmitter and Receiver With Embedded On-Chip Antenna Zeshan Ahmad, Khaled Al-Ashmouny, Kuo-Ken Huang EECS 522 Analog Integrated Circuits (Winter 09)
A Low Phase Noise LC VCO for 6GHz
A Low Phase Noise LC VCO for 6GHz Mostafa Yargholi 1, Abbas Nasri 2 Department of Electrical Engineering, University of Zanjan, Zanjan, Iran 1 yargholi@znu.ac.ir, 2 abbas.nasri@znu.ac.ir, Abstract: This
20 GHz Low Power QVCO and De-skew Techniques in 0.13µm Digital CMOS. Masum Hossain & Tony Chan Carusone University of Toronto
20 GHz Low Power QVCO and De-skew Techniques in 0.13µm Digital CMOS Masum Hossain & Tony Chan Carusone University of Toronto masum@eecg.utoronto.ca Motivation Data Rx3 Rx2 D-FF D-FF Rx1 D-FF Clock Clock
ISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5
20.5 An Ultra-Low Power 2.4GHz RF Transceiver for Wireless Sensor Networks in 0.13µm CMOS with 400mV Supply and an Integrated Passive RX Front-End Ben W. Cook, Axel D. Berny, Alyosha Molnar, Steven Lanzisera,
A Wide-Bandwidth 2.4GHz ISM Band Fractional-N PLL with Adaptive Phase Noise Cancellation. Outline
A Wide-Bandwidth 2.4GHz ISM Band Fractional-N PLL with Adaptive Phase Noise Cancellation Ashok Swaminathan,2, Kevin J. Wang, Ian Galton University of California, San Diego, CA 2 NextWave Broadband, San
/$ IEEE
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 11, NOVEMBER 2006 1205 A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for
A 0.2-to-1.45GHz Subsampling Fractional-N All-Digital MDLL with Zero-Offset Aperture PD-Based Spur Cancellation and In-Situ Timing Mismatch Detection
A 0.2-to-1.45GHz Subsampling Fractional-N All-Digital MDLL with Zero-Offset Aperture PD-Based Spur Cancellation and In-Situ Timing Mismatch Detection Somnath Kundu 1, Bongjin Kim 1,2, Chris H. Kim 1 1
High-Performance Analog and RF Circuit Simulation using the Analog FastSPICE Platform at Columbia University. Columbia University
High-Performance Analog and RF Circuit Simulation using the Analog FastSPICE Platform at Columbia University By: K. Tripurari, C. W. Hsu, J. Kuppambatti, B. Vigraham, P.R. Kinget Columbia University For
Outline. Motivation. Design Challenges. Design of Mode-Switching VCO. Measurement Results. Conclusion 7/8/14
Mazhareddin Taghivand, Kamal Aggarwal and Ada Poon Dept. of Electrical Engineering Stanford University Outline Motivation Design Challenges Design of Mode-Switching VCO Measurement Results Conclusion 2
2008/09 Advances in the mixed signal IC design group
2008/09 Advances in the mixed signal IC design group Mattias Andersson Mixed-Signal IC Design Department for Electrical and Information Technology Lund University 1 Mixed Signal IC Design Researchers Associate
A 60GHz Sub-Sampling PLL Using A Dual-Step-Mixing ILFD
A 60GHz Sub-Sampling PLL Using A Dual-Step-Mixing ILFD Teerachot Siriburanon, Tomohiro Ueno, Kento Kimura, Satoshi Kondo, Wei Deng, Kenichi Okada, and Akira Matsuzawa Tokyo Institute of Technology, Japan
Challenges in Designing CMOS Wireless System-on-a-chip
Challenges in Designing CMOS Wireless System-on-a-chip David Su Atheros Communications Santa Clara, California IEEE Fort Collins, March 2008 Introduction Outline Analog/RF: CMOS Transceiver Building Blocks
A Triple-Band Voltage-Controlled Oscillator Using Two Shunt Right-Handed 4 th -Order Resonators
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.4, AUGUST, 2016 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2016.16.4.506 ISSN(Online) 2233-4866 A Triple-Band Voltage-Controlled Oscillator
Long Range Passive RF-ID Tag With UWB Transmitter
Long Range Passive RF-ID Tag With UWB Transmitter Seunghyun Lee Seunghyun Oh Yonghyun Shim seansl@umich.edu austeban@umich.edu yhshim@umich.edu About RF-ID Tag What is a RF-ID Tag? An object for the identification
A 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique
Matsuzawa Lab. Matsuzawa & Okada Lab. Tokyo Institute of Technology A 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique Kento Kimura, Kenichi Okada and Akira Matsuzawa (WE2C-2) Matsuzawa &
Taheri: A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop
Engineering, Technology & Applied Science Research Vol. 7, No. 2, 2017, 1473-1477 1473 A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop Hamidreza Esmaeili Taheri Department of Electronics
Design of VCOs in Global Foundries 28 nm HPP CMOS
Design of VCOs in Global Foundries 28 nm HPP CMOS Evan Jorgensen 33 rd Annual Microelectronics Conference Rochester Institute of Technology Department of Electrical and Microelectronic Engineering May
Research and Development Activities in RF and Analog IC Design. RFIC Building Blocks. Single-Chip Transceiver Systems (I) Howard Luong
Research and Development Activities in RF and Analog IC Design Howard Luong Analog Research Laboratory Department of Electrical and Electronic Engineering Hong Kong University of Science and Technology
Keywords: ISM, RF, transmitter, short-range, RFIC, switching power amplifier, ETSI
Maxim > Design Support > Technical Documents > Application Notes > Wireless and RF > APP 4929 Keywords: ISM, RF, transmitter, short-range, RFIC, switching power amplifier, ETSI APPLICATION NOTE 4929 Adapting
Technology Trend of Ultra-High Data Rate Wireless CMOS Transceivers
2017.07.03 Technology Trend of Ultra-High Data Rate Wireless CMOS Transceivers Akira Matsuzawa and Kenichi Okada Tokyo Institute of Technology Contents 1 Demand for high speed data transfer Developed high
ISSCC 2002 / SESSION 17 / ADVANCED RF TECHNIQUES / 17.2
ISSCC 2002 / SESSION 17 / ADVANCED RF TECHNIQUES / 17.2 17.2 A CMOS Differential Noise-Shifting Colpitts VCO Roberto Aparicio, Ali Hajimiri California Institute of Technology, Pasadena, CA Demand for higher
65-GHz Receiver in SiGe BiCMOS Using Monolithic Inductors and Transformers
65-GHz Receiver in SiGe BiCMOS Using Monolithic Inductors and Transformers Michael Gordon, Terry Yao, Sorin P. Voinigescu University of Toronto March 10 2006, UBC, Vancouver Outline Motivation mm-wave
Above 200 GHz On-Chip CMOS Frequency Generation, Transmission and Receiving
Above 200 GHz On-Chip CMOS Frequency Generation, Transmission and Receiving Bassam Khamaisi and Eran Socher Department of Physical Electronics Faculty of Engineering Tel-Aviv University Outline Background
26.8: A 1.9GHz Single-Chip CMOS PHS Cellphone
26.8: A 1.9GHz Single-Chip CMOS PHS Cellphone William W. Si, Srenik Mehta, Hirad Samavati, Manolis Terrovitis, Michael Mack, KeithOnodera, SteveJen, Susan Luschas, Justin Hwang, SuniMendis, DavidSu, BruceWooley
Radio Frequency Integrated Circuits Prof. Cameron Charles
Radio Frequency Integrated Circuits Prof. Cameron Charles Overview Introduction to RFICs Utah RFIC Lab Research Projects Low-power radios for Wireless Sensing Ultra-Wideband radios for Bio-telemetry Cameron
Teaching Staff. EECS240 Spring Course Focus. Administrative. Course Goal. Lecture Notes. Elad s office hours
EECS240 Spring 2012 Advanced Analog Integrated Circuits Lecture 1: Introduction Teaching Staff Elad s office hours 519 Cory Hall Tues. and Thurs. 11am-12pm (right after class) GSI: Pierluigi Nuzzo Weekly
A Low-Noise Frequency Synthesizer for Infrastructure Applications
A Low-Noise Frequency Synthesizer for Infrastructure Applications Shayan Farahvash, William Roberts, Jake Easter, Rachel Wei, Dave Stegmeir, Li Jin RFMD, USA Outline Motivation Design Challenges VCO Capacitor
MP 4.3 Monolithic CMOS Distributed Amplifier and Oscillator
MP 4.3 Monolithic CMOS Distributed Amplifier and Oscillator Bendik Kleveland, Carlos H. Diaz 1 *, Dieter Vook 1, Liam Madden 2, Thomas H. Lee, S. Simon Wong Stanford University, Stanford, CA 1 Hewlett-Packard
A Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications
A Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications Teerachot Siriburanon, Wei Deng, Ahmed Musa, Kenichi Okada, and Akira Matsuzawa Tokyo Institute
Lecture 23: PLLs. Office hour on Monday moved to 1-2pm and 3:30-4pm Final exam next Wednesday, in class
EE241 - Spring 2013 Advanced Digital Integrated Circuits Lecture 23: PLLs Announcements Office hour on Monday moved to 1-2pm and 3:30-4pm Final exam next Wednesday, in class Open book open notes Project
An Inductor-Based 52-GHz 0.18 µm SiGe HBT Cascode LNA with 22 db Gain
An Inductor-Based 52-GHz 0.18 µm SiGe HBT Cascode LNA with 22 db Gain Michael Gordon, Sorin P. Voinigescu University of Toronto Toronto, Ontario, Canada ESSCIRC 2004, Leuven, Belgium Outline Motivation
ECEN620: Network Theory Broadband Circuit Design Fall 2012
ECEN620: Network Theory Broadband Circuit Design Fall 2012 Lecture 20: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam 2 is on Friday Nov. 9 One double-sided 8.5x11
6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators
6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators Massachusetts Institute of Technology March 29, 2005 Copyright 2005 by Michael H. Perrott VCO Design for Narrowband
ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2
ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2 20.2 A Digitally Calibrated 5.15-5.825GHz Transceiver for 802.11a Wireless LANs in 0.18µm CMOS I. Bouras 1, S. Bouras 1, T. Georgantas
A 2.4 GHz to 3.86 GHz digitally controlled oscillator with 18.5 khz frequency resolution using single PMOS varactor
LETTER IEICE Electronics Express, Vol.9, No.24, 1842 1848 A 2.4 GHz to 3.86 GHz digitally controlled oscillator with 18.5 khz frequency resolution using single PMOS varactor Yangyang Niu, Wei Li a), Ning
Low Phase Noise CMOS Ring Oscillator VCOs for Frequency Synthesis
Low Phase Noise CMOS Ring Oscillator VCOs for Frequency Synthesis July 27, 1998 Rafael J. Betancourt Zamora and Thomas H. Lee Stanford Microwave Integrated Circuits Laboratory jeihgfdcbabakl Paul G. Allen
DESIGN OF 3 TO 5 GHz CMOS LOW NOISE AMPLIFIER FOR ULTRA-WIDEBAND (UWB) SYSTEM
Progress In Electromagnetics Research C, Vol. 9, 25 34, 2009 DESIGN OF 3 TO 5 GHz CMOS LOW NOISE AMPLIFIER FOR ULTRA-WIDEBAND (UWB) SYSTEM S.-K. Wong and F. Kung Faculty of Engineering Multimedia University
Fabricate a 2.4-GHz fractional-n synthesizer
University of Malaya From the SelectedWorks of Professor Mahmoud Moghavvemi Summer June, 2013 Fabricate a 2.4-GHz fractional-n synthesizer H Ameri Mahmoud Moghavvemi, University of Malaya a Attaran Available
Designing CMOS Wireless System-on-a-chip
Designing CMOS Wireless System-on-a-chip David Su david.su@atheros.com Atheros Communications Santa Clara, California Santa Clara SSCS (c) D. Su Santa Clara SSCS September 2009 p.1 Outline Introduction
Layout Design of LC VCO with Current Mirror Using 0.18 µm Technology
Wireless Engineering and Technology, 2011, 2, 102106 doi:10.4236/wet.2011.22014 Published Online April 2011 (http://www.scirp.org/journal/wet) 99 Layout Design of LC VCO with Current Mirror Using 0.18
Design and power optimization of CMOS RF blocks operating in the moderate inversion region
Design and power optimization of CMOS RF blocks operating in the moderate inversion region Leonardo Barboni, Rafaella Fiorelli, Fernando Silveira Instituto de Ingeniería Eléctrica Facultad de Ingeniería
Who am I? EECS240 Spring Administrative. Teaching Staff. References. Lecture Notes. Advanced Analog Integrated Circuits Lecture 1: Introduction
Who am I? EECS240 Spring 2013 Advanced Analog Integrated Circuits Lecture 1: Introduction Lingkai Kong Ph.D. in EECS, UC Berkeley, Dec. 2012. Currently a post-doc at BWRC Thesis: 60GHz Energy-Efficient
Hot Topics and Cool Ideas in Scaled CMOS Analog Design
Engineering Insights 2006 Hot Topics and Cool Ideas in Scaled CMOS Analog Design C. Patrick Yue ECE, UCSB October 27, 2006 Slide 1 Our Research Focus High-speed analog and RF circuits Device modeling,
Package and Pin Assignment SSOP-6 (0.64mm pitch) OSCIN OSCOUT TXEN 3 VSS 4 TXOUT 5 VSS 6 7 MODIN 8 HiMARK SW DO RES RESB VREFP VSS Symbol
Low Power ASK Transmitter IC HiMARK Technology, Inc. reserves the right to change the product described in this datasheet. All information contained in this datasheet is subject to change without prior
EE290C - Spring 2004 Advanced Topics in Circuit Design High-Speed Electrical Interfaces. Announcements
EE290C - Spring 04 Advanced Topics in Circuit Design High-Speed Electrical Interfaces Lecture 11 Components Phase-Locked Loops Viterbi Decoder Borivoje Nikolic March 2, 04. Announcements Homework #2 due
Chapter 4 Radio Communication Basics
Chapter 4 Radio Communication Basics Chapter 4 Radio Communication Basics RF Signal Propagation and Reception Basics and Keywords Transmitter Power and Receiver Sensitivity Power - antenna gain: G TX,
A Sub-0.75 RMS-Phase-Error Differentially-Tuned Fractional-N Synthesizer with On-Chip LDO Regulator and Analog-Enhanced AFC Technique
A Sub-0.75 RMS-Phase-Error Differentially-Tuned Fractional-N Synthesizer with On-Chip LDO Regulator and Analog-Enhanced AFC Technique Lei Lu, Lingbu Meng, Liang Zou, Hao Min and Zhangwen Tang Fudan University,
A Low Power Integrated UWB Transceiver with Solar Energy Harvesting for Wireless Image Sensor Networks
A Low Power Integrated UWB Transceiver with Solar Energy Harvesting for Wireless Image Sensor Networks Minjoo Yoo / Jaehyuk Choi / Ming hao Wang April. 13 th. 2009 Contents Introduction Circuit Description
CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN
93 CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN 4.1 INTRODUCTION Ultra Wide Band (UWB) system is capable of transmitting data over a wide spectrum of frequency bands with low power and high data
ISSCC 2006 / SESSION 13 / OPTICAL COMMUNICATION / 13.2
13.2 An MLSE Receiver for Electronic-Dispersion Compensation of OC-192 Fiber Links Hyeon-min Bae 1, Jonathan Ashbrook 1, Jinki Park 1, Naresh Shanbhag 2, Andrew Singer 2, Sanjiv Chopra 1 1 Intersymbol
mmw to THz ultra high data rate radio access technologies
mmw to THz ultra high data rate radio access technologies Dr. Laurent HERAULT VP Europe, CEA LETI Pierre Vincent Head of RF IC design Lab, CEA LETI Outline mmw communication use cases and standards mmw
ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9
ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9 11.9 A Single-Chip Linear CMOS Power Amplifier for 2.4 GHz WLAN Jongchan Kang 1, Ali Hajimiri 2, Bumman Kim 1 1 Pohang University of Science
2011/12 Cellular IC design RF, Analog, Mixed-Mode
2011/12 Cellular IC design RF, Analog, Mixed-Mode Mohammed Abdulaziz, Mattias Andersson, Jonas Lindstrand, Xiaodong Liu, Anders Nejdel Ping Lu, Luca Fanori Martin Anderson, Lars Sundström, Pietro Andreani
RF POWER AMPLIFIERS. Alireza Shirvani SCV SSCS RFIC Course
RF POWER AMPLIFIERS Alireza Shirvani SCV SSCS RFIC Course Mobile and Base Stations in a Wireless System RF Power Amplifiers Function: Delivering RF Power to the Antenna Performance Metrics Output Power
20 MHz-3 GHz Programmable Chirp Spread Spectrum Generator for a Wideband Radio Jamming Application
J Electr Eng Technol Vol. 9, No.?: 742-?, 2014 http://dx.doi.org/10.5370/jeet.2014.9.?.742 ISSN(Print) 1975-0102 ISSN(Online) 2093-7423 20 MHz-3 GHz Programmable Chirp Spread Spectrum Generator for a Wideband
ECE1352. Term Paper Low Voltage Phase-Locked Loop Design Technique
ECE1352 Term Paper Low Voltage Phase-Locked Loop Design Technique Name: Eric Hu Student Number: 982123400 Date: Nov. 14, 2002 Table of Contents Abstract pg. 04 Chapter 1 Introduction.. pg. 04 Chapter 2
A 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS
A 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS Diary R. Sulaiman e-mail: diariy@gmail.com Salahaddin University, Engineering College, Electrical Engineering Department Erbil, Iraq Key
Application of PC Vias to Configurable RF Circuits
Application of PC Vias to Configurable RF Circuits March 24, 2008 Prof. Jeyanandh Paramesh Department of Electrical and Computer Engineering Carnegie Mellon University Pittsburgh, PA 15213 Ultimate Goal:
Wavedancer A new ultra low power ISM band transceiver RFIC
Wavedancer 400 - A new ultra low power ISM band transceiver RFIC R.W.S. Harrison, Dr. M. Hickson Roke Manor Research Ltd, Old Salisbury Lane, Romsey, Hampshire, SO51 0ZN. e-mail: roscoe.harrison@roke.co.uk
Research Article A Tunable Wideband Frequency Synthesizer Using LC-VCO and Mixer for Reconfigurable Radio Transceivers
Electrical and Computer Engineering Volume 2011, Article ID 361910, 7 pages doi:10.1155/2011/361910 Research Article A Tunable Wideband Frequency Synthesizer Using LC-VCO and Mixer for Reconfigurable Radio
A 25-GHz Differential LC-VCO in 90-nm CMOS
A 25-GHz Differential LC-VCO in 90-nm CMOS Törmänen, Markus; Sjöland, Henrik Published in: Proc. 2008 IEEE Asia Pacific Conference on Circuits and Systems Published: 2008-01-01 Link to publication Citation
High Performance Digital Fractional-N Frequency Synthesizers
High Performance Digital Fractional-N Frequency Synthesizers Michael Perrott October 16, 2008 Copyright 2008 by Michael H. Perrott All rights reserved. Why Are Digital Phase-Locked Loops Interesting? PLLs
Low Power Communication Circuits for WSN
Low Power Communication Circuits for WSN Nate Pletcher, Prof. Jan Rabaey, (B. Otis, Y.H. Chee, S. Gambini, D. Guermandi) Berkeley Wireless Research Center Towards A Micropower Integrated Node power management
Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design
Chapter 6 Case Study: 2.4-GHz Direct Conversion Receiver The chapter presents a 0.25-µm CMOS receiver front-end designed for 2.4-GHz direct conversion RF transceiver and demonstrates the necessity and
ISSCC 2006 / SESSION 33 / MOBILE TV / 33.4
33.4 A Dual-Channel Direct-Conversion CMOS Receiver for Mobile Multimedia Broadcasting Vincenzo Peluso, Yang Xu, Peter Gazzerro, Yiwu Tang, Li Liu, Zhenbiao Li, Wei Xiong, Charles Persico Qualcomm, San
Trends in Future RF Applications
Trends in Future RF Applications Neil C. Bird Philips Research Europe May 15 th, 2006 Outline Technical Trends Next Generation Wireless Communication in the Home Conclusions 2 Scope of RF Future Mobile
Gert Veale / Christo Nel Grintek Ewation
Phase noise in RF synthesizers Gert Veale / Christo Nel Grintek Ewation Introduction & Overview Where are RF synthesizers used? What is phase noise? Phase noise eects Classic RF synthesizer architecture
Introduction. Keywords: rf, rfdesign, rfic, vco, rfics, rf design, rf ics. APPLICATION NOTE 530 VCO Tank Design for the MAX2310.
Maxim > Design Support > Technical Documents > Application Notes > Wireless and RF > APP 530 Keywords: rf, rfdesign, rfic, vco, rfics, rf design, rf ics APPLICATION NOTE 530 VCO Tank Design for the MAX2310
95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS
95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS Ekaterina Laskin, Mehdi Khanpour, Ricardo Aroca, Keith W. Tang, Patrice Garcia 1, Sorin P. Voinigescu University
Hong Kong University of Science and Technology. A 2-V 900-MHz Monolithic CMOS Dual-Loop Frequency Synthesizer for GSM Receivers
Hong Kong University of Science and Technology A -V 900-MHz Monolithic CMOS Dual-Loop Frequency Synthesizer for GSM Receivers A thesis submitted to The Hong Kong University of Science and Technology in
Wireless Technology for Aerospace Applications. June 3 rd, 2012
Wireless Technology for Aerospace Applications June 3 rd, 2012 OUTLINE The case for wireless in aircraft and aerospace applications System level limits of wireless technology Security Power (self powered,
DS H01 DIGITAL SYNTHESIZER MODULE SYSTEM SOLUTIONS. Features Applications 174 x 131 x 54 mm. Technical Description
DS H01 The DS H01 is a high performance dual digital synthesizer with wide output bandwidth specially designed for Defense applications where generation of wideband ultra-low noise signals along with very
A pj/pulse Highly-Flexible Impulse-Radio Ultra-Wideband Pulse-Generator
Progress In Electromagnetics Research C, Vol. 55, 39 47, 204 A 2.8 7.5 pj/pulse Highly-Flexible Impulse-Radio Ultra-Wideband Pulse-Generator Kin Keung Lee * and Tor Sverre Lande Abstract A low-power on-off-keying
HF Receivers, Part 3
HF Receivers, Part 3 Introduction to frequency synthesis; ancillary receiver functions Adam Farson VA7OJ View an excellent tutorial on receivers Another link to receiver principles NSARC HF Operators HF
A Reset-Free Anti-Harmonic Programmable MDLL- Based Frequency Multiplier
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, OL.13, NO.5, OCTOBER, 2013 http://dx.doi.org/10.5573/jsts.2013.13.5.459 A Reset-Free Anti-Harmonic Programmable MDLL- Based Frequency Multiplier Geontae
A Modular All Digital PLL Architecture Enabling Both 1-to-2 GHz and 24-to 32-GHz Operation in 65nm CMOS
A Modular All Digital PLL Architecture Enabling Both 1-to-2 GHz and 24-to 32-GHz Operation in 65nm CMOS A. V. Rylyakov 1, J. A. Tierno 1, D. Z. Turker 2, J.-O. Plouchart 1 H. A. Ainspan 1, D. J. Friedman
Data Sheet, V 1.1, July 2006 TDK5110F. 434 MHz ASK/FSK Transmitter in 10-pin Package Version 1.1. Wireless Control Components. Never stop thinking.
Data Sheet, V 1.1, July 2006 TDK5110F 434 MHz ASK/FSK Transmitter in 10-pin Package Version 1.1 Wireless Control Components Never stop thinking. Edition 2006-07-10 Published by Infineon Technologies AG,
ISSCC 2003 / SESSION 10 / HIGH SPEED BUILDING BLOCKS / PAPER 10.3
ISSCC 2003 / SESSION 10 / HIGH SPEE BUILING BLOCKS / PAPER 10.3 10.3 A 2.5 to 10GHz Clock Multiplier Unit with 0.22ps RMS Jitter in a 0.18µm CMOS Technology Remco C.H. van de Beek 1, Cicero S. Vaucher