20 MHz-3 GHz Programmable Chirp Spread Spectrum Generator for a Wideband Radio Jamming Application
|
|
- Edwin Bennett
- 5 years ago
- Views:
Transcription
1 J Electr Eng Technol Vol. 9, No.?: 742-?, ISSN(Print) ISSN(Online) MHz-3 GHz Programmable Chirp Spread Spectrum Generator for a Wideband Radio Jamming Application Sun-Ryoul Kim*, Hyuk Ryu*, Keum-Won Ha*, Jeong-Geun Kim** and Donghyun Baek* Abstract In this paper, an agile programmable chirp spread spectrum generator for wideband frequency-jamming applications from 20 MHz to 3 GHz is proposed. A frequency-mixing architecture using two voltage-controlled oscillators is used to achieve a wideband operating frequency range, and the direct digital synthesizer (DDS)-based chirping method with a two-point modulation technique is employed to provide a programmable and consistent chirp bandwidth. The proposed signal generator provides the various programmable FM signals from 20 MHz to 3 GHz with a modulation bandwidth from 0 to 400 MHz. The prototype successfully demonstrates arbitrary sequential jamming operation with a fast band-to-band hopping time of < 10 μsec. Keywords: Linear frequency modulator, Frequency chirp generator, Frequency jamming, Frequency hopping, Phase-locked loops 1. Introduction Radio frequency jamming is used to disrupt wireless communications by transmitting high-power interfering radio signals and decreasing the signal-to-noise ratio (SNR) of the nearby radio receivers [1]. Recently, jamming applications have expanded from military purposes into public uses and security applications. Because commercial wireless communications widely use frequencies ranging from 20 MHz to 3 GHz, the jamming frequency must cover this frequency range. Fig. 1 shows a conventional frequency jamming signal generator. A white random noise source generates a wideband random noise signal, and a wideband power amplifier (PA) amplifies the noise signal, delivering the noise power to the antenna at the target frequency. To cover all the jamming bandwidth, a wideband PA is required [2]. Because the output power spreads over the entire frequency band, it is difficult to concentrate jamming power on the target frequency. Consequently, the power efficiency (P out /P DC ) becomes very low. The power efficiency can be improved by dividing the frequency band as shown in Fig. 1, which can concentrate the jamming power on each separate frequency band, where the chirp spread spectrum is generated using a voltage-controlled oscillator (VCO) and a linear frequency modulator (LFM). The chirp spread spectrum was originally designed for ultra-wideband communications for precision ranging or low-rate wireless networks [3, 4]. However, it can be applied to jamming Corresponding Author: School of Electrical Engineering, Chung- Ang University, Seoul, Korea. (dhbaek@cau.ac.kr) * School of Electrical and Electronic Engineering, Chung-Ang University, Seoul, Korea. ** Department of Electronic Engineering, Kwangwoon University, Seoul, Korea. Received: August 26, 2013; Accepted: January 2, 2014 applications. The narrowband jamming signal source is composed of a narrowband VCO, a narrowband PA, a switch (SW), and an LFM. The chirp spread spectrum is obtained by modulating each narrowband VCO [5]. The output frequency band is selected by the switch. This type of jamming signal generator can focus the required jamming power on the target frequency using a PA with (c) Fig. 1. Frequency jamming architectures using: a white noise source and a wideband PA; the narrowband VCOs and PAs, and (c) a wideband VCO and PA. 742
2 Sun-Ryoul Kim, Hyuk Ryu, Keum-Won Ha, Jeong-Geun Kim and Donghyun Baek Fig. 2. The frequency-mixing architecture for the wideband chirp spread spectrum generator and the output spectrum. Fig. 4. Two-point direct VCO modulation technique and chirp control voltage of the VCO Fig. 3. Frequency-jamming architectures with white noise relatively low P1dB; consequently, the power efficiency can be improved. The disadvantage is that this jamming signal generator is very complex to implement because of a large number of components, such as the VCOs, PAs, and SWs. In this paper, a new wideband frequency-jamming signal generator using a wideband VCO, a wideband PA, and an LFM is proposed as shown in Fig. 1(c), where the LFM signal determines the operating frequency and modulation bandwidth, simultaneously. Because the proposed jamming generator can focus its power on the target band, it is also power-efficient. Additionally, a compact design is possible because of the small number of components. 2. Wideband Frequency Modulator Design Because the required operating frequency range is nearly 200% of the center frequency, the design challenge of this work is to achieve a programmable chirp spread spectrum in this wide operating frequency range. Fig. 2 shows the proposed wideband frequency-mixing architecture. The wideband frequency range is realized using two identical high-frequency VCOs (VCO CF and VCO FM ) and one frequency mixer. Fig. 3 shows the frequency characteristics of the employed VCO. The center frequency VCO (VCO CF ) operates from 4220 to 7220 MHz and determines the output frequency of the jamming signal generator; the frequency modulation VCO (VCO FM ) operates at the fixed Fig. 5. DDS-based linear frequency modulator. base frequency (f base ) of 4200 MHz, and its frequency is linearly modulated by the LFM to form a chip spread spectrum. VCO CF and VCO FM are multiplied in a passivetype frequency mixer and filtered in a low-pass filter to reject the high-sideband signal. Only a low-sideband signal less than 3 GHz is selected for the output. To generate a programmable chirp spread spectrum, a two-point direct VCO modulation technique is used as shown in Fig. 4 [6, 7]. The proposed signal generator should reconfigure the center frequency, the bandwidth (Δf BW ) of the chirp spread spectrum, the rate of frequency modulation (f RATE ), and the chirp period (T PER ). The center frequency of the jamming signal is controlled by a phaselocked loop (PLL) using a phase-frequency detector (PFD) and a charge-pump (CP). Because the loop bandwidth is set to be less than a tenth of f RATE, the center frequency and the frequency modulation can be performed independently. The chirp voltage is realized using a direct digital synthesizer (DDS) and a digital potentiometer (DP), as shown in Fig. 5. The DDS uses a reference frequency (f CLK ) of 100 MHz. The accumulated phase is converted to a triangular waveform to generate a linear chirp voltage. The digital potential meter controls the magnitude of the output chirp voltage with 8-bit precision. The output frequency (f OUT ) of the chirp generator depends on f CLK, the length of the phase accumulator bits (n), and the binary 743
3 20 MHz 3 GHz Programmable Chirp Spread Spectrum Generator for a Wideband Radio Jamming Application Fig. 6. Schematic diagram of the proposed wideband jamming signal generator. Fig. 7. Illustration of three consecutive chirp frequencies. tuning word (M). It is provided as follows: f =M f 2 OUT Δf BW is determined by the chirp voltage V FM and the VCO gain K VCO as Δf BW = K VCO V FM. The frequency chirp period T FM determines the frequency sweeping rate, and T PER sets the jamming time on the target frequency. Because the nonlinear gain characteristics of the VCO cause harmonic power generation, the magnitude of the chirp voltage is limited to a value with a harmonic rejection rate of 40 dbc. Fig. 6 shows the schematic diagram of the proposed wideband chirp spread spectrum generator, which includes a fast PLL for VCO CF, a slow PLL for VCO FM, a linear frequency modulator, and a mixer with a programmable gain amplifier (PGA). A fast locking time is required for VCO CF because it determines the minimum hopping time of T HOP. Because the VCOs are controlled by the PLLs, the hopping time is determined by the settling time of the PLL. The settling time is determined by the loop bandwidth of the PLLs, which is a function of the charge pump current I CP, the loop-filter capacitance of C 1, and the frequencydividing ratio of N [8]. The approximate settling time is CLK n (1) 2C Δ 1 ωn T= (2) I K s CP where K VCO is the gain of the VCO. In our design, the settling time of the fast PLL is set to <10 μsec. The VCO FM in the slow locking loop is controlled by both the PLL and LFM, simultaneously. To allow them to coexist without interfering with each other, a two-point modulation technique is employed, where the loop-filter bandwidth of the PLL is set to <1 khz, while the frequency of the LFM is limited to >10 khz [9]. After two voltages are added, its voltage levels are shifted from 0-5 V to 0-12 V because the required control voltages for VCO FM are in the range of 0-12 V. Fig. 7 shows a control diagram of three consecutive chirp frequencies and an illustration of the chirp spectrum. The SPST switch breaks the signal path during the bandto-band transition to remove the unwanted frequency occurrence, and the wideband programmable gain amplifier (PGA) provides a gain control of 32 db. VCO 3. Experiment Results Fig. 8 shows a photograph of the chirp spread spectrum 744
4 Sun-Ryoul Kim, Hyuk Ryu, Keum-Won Ha, Jeong-Geun Kim and Donghyun Baek Fig. 8. Photographs of the signal generator Fig. 9. Chirp bandwidth according to the control digit signal generator, which is integrated on a 4-layer FR-4 PCB with an area of mm 2. The prototype chirp spread spectrum signal generator is encapsulated in an aluminum case to remove mutual coupling between the components. The proposed chirp spread spectrum generator shows full operation over the frequencies of 20 MHz to 3 GHz. Fig. 8 shows the measured chirp bandwidth according to the control digit. The maximum chirp bandwidth is approximately 400 MHz in one frequency slot time, and the minimum chirp resolution is approximately 1.5 MHz. The various chirp spectrums for various jamming sequences are controlled according to the operating frequency (f C ), modulation bandwidth (Δf BW ), modulation period (T PER ), modulation rate (f RATE ), and output power (P OUT ). Fig. 10 shows the output spectra with the chirp bandwidth for 0, 10, and 400 MHz, respectively. Fig. 11 shows the chirp signals of the 10-MHz and 400-MHz chirp bandwidths, respectively. Fig. 12 shows the chirp spread spectrum of two programed jamming sequences. The first graph in Fig. 12 is obtained using 10 jamming sequences with 10 different frequency steps and constant output power, showing consistent modulation bandwidths and greater than 44 db of harmonic suppression. The output power errors over the whole frequency range <3 db. The second graph shows a chirp spread spectrum with five (c) Fig. 10. The output spectrums with fbw of 0 MHz, 10 MHz, and (c) 400 MHz different frequency steps and the power variations. The frequency hopping time can be estimated by measuring the VCO CF control voltage. Fig. 13 shows the measured VCO control voltage. After the digital control data transfer over 70 μsec, the carrier frequency is changed within 10 μsec. If the frequency jamming sequence can be stored in memory, the control data transfer from the external computer is not required; therefore, the hopping time becomes <10 μsec. Table 1 summarizes the important features of the proposed programmable chirp spread spectrum generator 745
5 20 MHz 3 GHz Programmable Chirp Spread Spectrum Generator for a Wideband Radio Jamming Application 4. Conclusion In this paper, a programmable chirp spread spectrum generator is presented. By adapting the wideband frequency mixing architecture as well as fast and slow PLLs, a wideband operating frequency range from 20 MHz to 3 GHz and an agile frequency hopping time were achieved. Additionally, a direct two-point modulation technique was used with a DDS-based frequency chirp controller for the programmable modulation bandwidth from 0 to 400 MHz with resolution frequency of 1.5 MHz. The prototype successfully demonstrates a sequential chirp spread spectrum with a band-to-band hopping time of <10 μsec, which can be applied to a frequency jamming signal generator. Acknowledgements This work was supported by the Human Resources Development program (No ) of the Korea Institute of Energy Technology Evaluation and Planning (KETEP) grant funded by the Korea government Ministry of Trade, Industry and Energy and the Chung-Ang University Research Scholarship Grant in References [1] R. Poisel, Modern Communications Jamming Principles and Techniques, Artech House Publishers, [2] F. Cassara et al., A Uniform Power Spectral Density Jamming Signal, Proc. of the IEEE, vol. 67, pp , [3] H. Hur, and H.-S. Ahn, A Circuit Design for Ranging Measurement Using Chirp Spread Spectrum Waveform, IEEE Sensor Journal, vol. 10, no. 11, pp , Nov [4] J. Pinkney et al., High-speed DQPSK chirp spread spectrum system for indoor wireless applications, IET Electronics Letters, vol. 34, no. 20, pp , Oct [5] Y. K. Chan et al., Sidelobes Reduction Using Simple Two And Tri-Stages Non Linear Frequency Modulation (NLFM), Progress In Electromagnetics Research, vol. 98, pp , [6] K.-C. Peng et al., High-performance frequencyhopping transmitters using two-point delta-sigma modulation, IEEE Trans. Microwave Theory Tech., vol. 52, no. 11, pp , Nov [7] S. Lee et al., Self-Calibrated Two-Point Delta-Sigma Modulation Technique for RF Transmitters, IEEE Trans. Microwave Theory Tech., vol. 58, no. 7, pp , Jul [8] W.M. Rogers, and C. Plett, Radio Frequency Integrated Circuit Design; Artech House Publishers, [9] H. Kwon and B. Kang, Linear Frequency Modulation of Voltage-Controlled Oscillator Using Delay- Line Feedback, IEEE Microwave and wireless component letters, vol. 15, no. 6 pp , Jun Sun-Ryoul Kim He received his B.S. degree from the School of Electrical Engineering at Chung-Ang University in He is currently working at Samsung Electronics. His research interests are RF receivers for radar applications Hyuk Ryu He received his B.S. and M.S. degrees from the School of Electrical Engineering at Chung-Ang University in 2010 and 2012, respecttively. He is currently working towards his Ph.D. degree in the School of Electrical Engineering at Chung-Ang University. His research interests include CMOS RF transceivers. Keum-Won Ha He received his B.S. degree from the School of Electrical Engineering at Chung-Ang University in He is currently working towards his M.S. degree in the School of Electrical Engineering at Chung- Ang University. His research interests include low-power PLL design. Jeong-Geun Kim He received B.S., M.S., and Ph.D. degrees in electrical engineering from the Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 1999, 2001, and 2005, respectively. He is currently with the Department of Electronic Engineering at Kwangwoon University. His research interests include millimeter, analog, and RF circuit designs for radar and sensor systems. 746
6 Sun-Ryoul Kim, Hyuk Ryu, Keum-Won Ha, Jeong-Geun Kim and Donghyun Baek Donghyun Baek He received the B.S., M.S., and Ph.D. degrees in the department of electrical engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 1996, 1998, and 2003, respectively. From 2003 to 2007, he was with System LSI Division in Samsung Electronics Company, Ki-heung, Korea, where he designed the mobile broadcasting RF receivers such as DVB-H, TDMB, and ISTB-T and led the CMOS power amplifier project for handsets. In 2007, He joined the school of Electrical Engineering, Chung-Ang University, Seoul, Korea, where he is currently an associate professor. He is a life member of IEEK and a senior member of IEEE. His research interests include analog, RF, and mixed-mode circuit designs for mobile system on chip (SOC), radar on a chip (ROC), and sensor on a chip (SOC) 747
Low Phase Noise Series-coupled VCO using Current-reuse and Armstrong Topologies
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.1, FEBRUARY, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.1.042 ISSN(Online) 2233-4866 Low Phase Noise Series-coupled VCO
More informationFabricate a 2.4-GHz fractional-n synthesizer
University of Malaya From the SelectedWorks of Professor Mahmoud Moghavvemi Summer June, 2013 Fabricate a 2.4-GHz fractional-n synthesizer H Ameri Mahmoud Moghavvemi, University of Malaya a Attaran Available
More informationDesign of Wireless Transceiver in 0.18um CMOS Technology for LoRa application
Design of Wireless Transceiver in 0.18um CMOS Technology for LoRa application Yoonki Lee 1, Jiyong Yoon and Youngsik Kim a Department of Information and Communication Engineering, Handong University E-mail:
More informationWIDE tuning range is required in CMOS LC voltage-controlled
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 5, MAY 2008 399 A Wide-Band CMOS LC VCO With Linearized Coarse Tuning Characteristics Jongsik Kim, Jaewook Shin, Seungsoo Kim,
More informationCMOS 120 GHz Phase-Locked Loops Based on Two Different VCO Topologies
JOURNAL OF ELECTROMAGNETIC ENGINEERING AND SCIENCE, VOL. 17, NO. 2, 98~104, APR. 2017 http://dx.doi.org/10.5515/jkiees.2017.17.2.98 ISSN 2234-8395 (Online) ISSN 2234-8409 (Print) CMOS 120 GHz Phase-Locked
More informationIEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 3, MARCH
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 3, MARCH 2008 729 A Single-Chip CMOS Transceiver for UHF Mobile RFID Reader Ickjin Kwon, Member, IEEE, Yunseong Eo, Member, IEEE, Heemun Bang, Kyudon
More informationA Switched VCO-based CMOS UWB Transmitter for 3-5 GHz Radar and Communication Systems
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.3, JUNE, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.3.326 ISSN(Online) 2233-4866 A Switched VCO-based UWB Transmitter for
More informationDesign of low phase noise InGaP/GaAs HBT-based differential Colpitts VCOs for interference cancellation system
Indian Journal of Engineering & Materials Sciences Vol. 17, February 2010, pp. 34-38 Design of low phase noise InGaP/GaAs HBT-based differential Colpitts VCOs for interference cancellation system Bhanu
More informationDesign of Transmitter-Receiver for FM-CW Imaging Radar at L-band
Design of Transmitter-Receiver for FM-CW Imaging Radar at L-band Ashish Kr. Roy 2, Bakul Bapat 1, C. Bhattacharya 1 and S.A.Gangal 2 1 Electronics Engineering Dept, DIAT, Pune - 411025, India 2 Department
More informationTHE reference spur for a phase-locked loop (PLL) is generated
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 54, NO. 8, AUGUST 2007 653 Spur-Suppression Techniques for Frequency Synthesizers Che-Fu Liang, Student Member, IEEE, Hsin-Hua Chen, and
More informationL-BAND ICE-PENETRATING RADAR ON BOARD A SMALL SATELLITE
L-BAND ICE-PENETRATING RADAR ON BOARD A SMALL SATELLITE Anoop Parthasarathy Mtech. Digital Signal Processing Centre for Emerging Technologies Jain University ACKNOWLEDGEMENTS My sincere thanks to Dr. G.
More informationPhase Noise and Tuning Speed Optimization of a MHz Hybrid DDS-PLL Synthesizer with milli Hertz Resolution
Phase Noise and Tuning Speed Optimization of a 5-500 MHz Hybrid DDS-PLL Synthesizer with milli Hertz Resolution BRECHT CLAERHOUT, JAN VANDEWEGE Department of Information Technology (INTEC) University of
More informationMultiple Reference Clock Generator
A White Paper Presented by IPextreme Multiple Reference Clock Generator Digitial IP for Clock Synthesis August 2007 IPextreme, Inc. This paper explains the concept behind the Multiple Reference Clock Generator
More information9 Best Practices for Optimizing Your Signal Generator Part 2 Making Better Measurements
9 Best Practices for Optimizing Your Signal Generator Part 2 Making Better Measurements In consumer wireless, military communications, or radar, you face an ongoing bandwidth crunch in a spectrum that
More informationKeywords: ISM, RF, transmitter, short-range, RFIC, switching power amplifier, ETSI
Maxim > Design Support > Technical Documents > Application Notes > Wireless and RF > APP 4929 Keywords: ISM, RF, transmitter, short-range, RFIC, switching power amplifier, ETSI APPLICATION NOTE 4929 Adapting
More informationTHE serial advanced technology attachment (SATA) is becoming
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 54, NO. 11, NOVEMBER 2007 979 A Low-Jitter Spread Spectrum Clock Generator Using FDMP Ding-Shiuan Shen and Shen-Iuan Liu, Senior Member,
More informationTwelve voice signals, each band-limited to 3 khz, are frequency -multiplexed using 1 khz guard bands between channels and between the main carrier
Twelve voice signals, each band-limited to 3 khz, are frequency -multiplexed using 1 khz guard bands between channels and between the main carrier and the first channel. The modulation of the main carrier
More informationMODERN AND future wireless systems are placing
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES 1 Wideband Planar Monopole Antennas With Dual Band-Notched Characteristics Wang-Sang Lee, Dong-Zo Kim, Ki-Jin Kim, and Jong-Won Yu, Member, IEEE Abstract
More informationFractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter
J. Park, F. Maloberti: "Fractional-N PLL with 90 Phase Shift Lock and Active Switched-Capacitor Loop Filter"; Proc. of the IEEE Custom Integrated Circuits Conference, CICC 2005, San Josè, 21 September
More informationThe New England Radio Discussion Society electronics course (Phase 4, cont d) Introduction to receivers
The New England Radio Discussion Society electronics course (Phase 4, cont d) Introduction to receivers AI2Q April 2017 REVIEW: a VFO, phase-locked loop (PLL), or direct digital synthesizer (DDS), can
More informationAgile Low-Noise Frequency Synthesizer A. Ridenour R. Aurand Spectrum Microwave
Agile Low-Noise Frequency Synthesizer A. Ridenour R. Aurand Spectrum Microwave Abstract Simultaneously achieving low phase noise, fast switching speed and acceptable levels of spurious outputs in microwave
More informationA COMPACT, AGILE, LOW-PHASE-NOISE FREQUENCY SOURCE WITH AM, FM AND PULSE MODULATION CAPABILITIES
A COMPACT, AGILE, LOW-PHASE-NOISE FREQUENCY SOURCE WITH AM, FM AND PULSE MODULATION CAPABILITIES Alexander Chenakin Phase Matrix, Inc. 109 Bonaventura Drive San Jose, CA 95134, USA achenakin@phasematrix.com
More informationSSCG with Hershey-Kiss modulation profile using Dual Sigma-Delta modulators
SSCG with Hershey-Kiss modulation profile using Dual Sigma-Delta modulators Hyung-Min Park, Hyun-Bae Jin, and Jin-Ku Kang a) School of Electronics Engineering, Inha University 253 Yonghyun-dong, Nam-Gu,
More informationResearch and Development Activities in RF and Analog IC Design. RFIC Building Blocks. Single-Chip Transceiver Systems (I) Howard Luong
Research and Development Activities in RF and Analog IC Design Howard Luong Analog Research Laboratory Department of Electrical and Electronic Engineering Hong Kong University of Science and Technology
More informationAccurate Sub-1 V CMOS Bandgap Voltage Reference with PSRR of -118 db
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.4, AUGUST, 2016 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2016.16.4.528 ISSN(Online) 2233-4866 Accurate Sub-1 V CMOS Bandgap Voltage
More informationNEW WIRELESS applications are emerging where
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 4, APRIL 2004 709 A Multiply-by-3 Coupled-Ring Oscillator for Low-Power Frequency Synthesis Shwetabh Verma, Member, IEEE, Junfeng Xu, and Thomas H. Lee,
More informationRANGE resolution and dynamic range are the most important
INTL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2012, VOL. 58, NO. 2, PP. 135 140 Manuscript received August 17, 2011; revised May, 2012. DOI: 10.2478/v10177-012-0019-1 High Resolution Noise Radar
More informationA 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.6, NO.4, DECEMBER, 2006 281 A 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration Tae-Geun Yu, Seong-Ik Cho, and Hang-Geun Jeong
More information5.5: A 3.2 to 4GHz, 0.25µm CMOS Frequency Synthesizer for IEEE a/b/g WLAN
5.5: A 3.2 to 4GHz, 0.25µm CMOS Frequency Synthesizer for IEEE 802.11a/b/g WLAN Manolis Terrovitis, Michael Mack, Kalwant Singh, and Masoud Zargari 1 Atheros Communications, Sunnyvale, California 1 Atheros
More informationA Random and Systematic Jitter Suppressed DLL-Based Clock Generator with Effective Negative Feedback Loop
A Random and Systematic Jitter Suppressed DLL-Based Clock Generator with Effective Negative Feedback Loop Seong-Jin An 1 and Young-Shig Choi 2 Department of Electronic Engineering, Pukyong National University
More informationISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2
ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2 20.2 A Digitally Calibrated 5.15-5.825GHz Transceiver for 802.11a Wireless LANs in 0.18µm CMOS I. Bouras 1, S. Bouras 1, T. Georgantas
More informationAcounter-basedall-digital spread-spectrum clock generatorwithhighemi reductionin65nmcmos
LETTER IEICE Electronics Express, Vol.10, No.6, 1 6 Acounter-basedall-digital spread-spectrum clock generatorwithhighemi reductionin65nmcmos Ching-Che Chung 1a), Duo Sheng 2, and Wei-Da Ho 1 1 Department
More informationA 10-Gb/s Multiphase Clock and Data Recovery Circuit with a Rotational Bang-Bang Phase Detector
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.3, JUNE, 2016 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2016.16.3.287 ISSN(Online) 2233-4866 A 10-Gb/s Multiphase Clock and Data Recovery
More informationFully integrated UHF RFID mobile reader with power amplifiers using System-in-Package (SiP)
Fully integrated UHF RFID mobile reader with power amplifiers using System-in-Package (SiP) Hyemin Yang 1, Jongmoon Kim 2, Franklin Bien 3, and Jongsoo Lee 1a) 1 School of Information and Communications,
More informationDifferential measurement scheme for Brillouin Optical Correlation Domain Analysis
Differential measurement scheme for Brillouin Optical Correlation Domain Analysis Ji Ho Jeong, 1,2 Kwanil Lee, 1,4 Kwang Yong Song, 3,* Je-Myung Jeong, 2 and Sang Bae Lee 1 1 Center for Opto-Electronic
More informationTechnician License Course Chapter 3 Types of Radios and Radio Circuits. Module 7
Technician License Course Chapter 3 Types of Radios and Radio Circuits Module 7 Radio Block Diagrams Radio Circuits can be shown as functional blocks connected together. Knowing the description of common
More informationEE470 Electronic Communication Theory Exam II
EE470 Electronic Communication Theory Exam II Open text, closed notes. For partial credit, you must show all formulas in symbolic form and you must work neatly!!! Date: November 6, 2013 Name: 1. [16%]
More informationGigabit Transmission in 60-GHz-Band Using Optical Frequency Up-Conversion by Semiconductor Optical Amplifier and Photodiode Configuration
22 Gigabit Transmission in 60-GHz-Band Using Optical Frequency Up-Conversion by Semiconductor Optical Amplifier and Photodiode Configuration Jun-Hyuk Seo, and Woo-Young Choi Department of Electrical and
More informationWavedancer A new ultra low power ISM band transceiver RFIC
Wavedancer 400 - A new ultra low power ISM band transceiver RFIC R.W.S. Harrison, Dr. M. Hickson Roke Manor Research Ltd, Old Salisbury Lane, Romsey, Hampshire, SO51 0ZN. e-mail: roscoe.harrison@roke.co.uk
More informationGlossary of VCO terms
Glossary of VCO terms VOLTAGE CONTROLLED OSCILLATOR (VCO): This is an oscillator designed so the output frequency can be changed by applying a voltage to its control port or tuning port. FREQUENCY TUNING
More informationA 1.9GHz Single-Chip CMOS PHS Cellphone
A 1.9GHz Single-Chip CMOS PHS Cellphone IEEE JSSC, Vol. 41, No.12, December 2006 William Si, Srenik Mehta, Hirad Samavati, Manolis Terrovitis, Michael Mack, Keith Onodera, Steve Jen, Susan Luschas, Justin
More informationAnalysis of Phase Noise Profile of a 1.1 GHz Phase-locked Loop
Analysis of Phase Noise Profile of a 1.1 GHz Phase-locked Loop J. Handique, Member, IAENG and T. Bezboruah, Member, IAENG 1 Abstract We analyzed the phase noise of a 1.1 GHz phaselocked loop system for
More informationALTHOUGH zero-if and low-if architectures have been
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 6, JUNE 2005 1249 A 110-MHz 84-dB CMOS Programmable Gain Amplifier With Integrated RSSI Function Chun-Pang Wu and Hen-Wai Tsao Abstract This paper describes
More informationFFT Analysis, Simulation of Computational Model and Netlist Model of Digital Phase Locked Loop
IJSTE - International Journal of Science Technology & Engineering Volume 2 Issue 10 April 2016 ISSN (online): 2349-784X FFT Analysis, Simulation of Computational Model and Netlist Model of Digital Phase
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN60: Network Theory Broadband Circuit Design Fall 014 Lecture 13: Frequency Synthesizer Examples Sam Palermo Analog & Mixed-Signal Center Texas A&M University Agenda Frequency Synthesizer Examples Design
More informationA10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram
LETTER IEICE Electronics Express, Vol.10, No.4, 1 8 A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram Wang-Soo Kim and Woo-Young Choi a) Department
More informationKeysight Technologies
Keysight Technologies Generating Signals Basic CW signal Block diagram Applications Analog Modulation Types of analog modulation Block diagram Applications Digital Modulation Overview of IQ modulation
More informationLecture 6. Angle Modulation and Demodulation
Lecture 6 and Demodulation Agenda Introduction to and Demodulation Frequency and Phase Modulation Angle Demodulation FM Applications Introduction The other two parameters (frequency and phase) of the carrier
More informationHF Receivers, Part 3
HF Receivers, Part 3 Introduction to frequency synthesis; ancillary receiver functions Adam Farson VA7OJ View an excellent tutorial on receivers Another link to receiver principles NSARC HF Operators HF
More informationDevelopment of Signal Analyzer MS2840A with Built-in Low Phase-Noise Synthesizer
Development of Signal Analyzer MS2840A with Built-in Low Phase-Noise Synthesizer Toru Otani, Koichiro Tomisaki, Naoto Miyauchi, Kota Kuramitsu, Yuki Kondo, Junichi Kimura, Hitoshi Oyama [Summary] Evaluation
More informationUnderstanding Low Phase Noise Signals. Presented by: Riadh Said Agilent Technologies, Inc.
Understanding Low Phase Noise Signals Presented by: Riadh Said Agilent Technologies, Inc. Introduction Instabilities in the frequency or phase of a signal are caused by a number of different effects. Each
More information26.8: A 1.9GHz Single-Chip CMOS PHS Cellphone
26.8: A 1.9GHz Single-Chip CMOS PHS Cellphone William W. Si, Srenik Mehta, Hirad Samavati, Manolis Terrovitis, Michael Mack, KeithOnodera, SteveJen, Susan Luschas, Justin Hwang, SuniMendis, DavidSu, BruceWooley
More informationA 4-channel Time Interleaved Sampler based 3-5 GHz band CMOS Radar IC in 0.13 mm for Surveillance
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.18, NO.1, FEBRUARY, 2018 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2018.18.1.084 ISSN(Online) 2233-4866 A 4-channel Time Interleaved Sampler
More informationDS H01 DIGITAL SYNTHESIZER MODULE SYSTEM SOLUTIONS. Features Applications 174 x 131 x 54 mm. Technical Description
DS H01 The DS H01 is a high performance dual digital synthesizer with wide output bandwidth specially designed for Defense applications where generation of wideband ultra-low noise signals along with very
More informationA UHF CMOS Variable Gain LNA with Wideband Input Impedance Matching and GSM Interoperability
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.4, AUGUST, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.4.499 ISSN(Online) 2233-4866 A UHF CMOS Variable Gain LNA with Wideband
More informationTHE BASIC BUILDING BLOCKS OF 1.8 GHZ PLL
THE BASIC BUILDING BLOCKS OF 1.8 GHZ PLL IN CMOS TECHNOLOGY L. Majer, M. Tomáška,V. Stopjaková, V. Nagy, and P. Malošek Department of Microelectronics, Slovak Technical University, Ilkovičova 3, Bratislava,
More informationRF AND MICROWAVE CIRCUIT DESIGN FOR WIRELESS COMMUNICATIONS. Lawrence E. Larson editor. Artech House Boston London
RF AND MICROWAVE CIRCUIT DESIGN FOR WIRELESS COMMUNICATIONS Lawrence E. Larson editor Artech House Boston London CONTENTS Preface xi Chapter 1 An Overview 1 1.1 Introduction 1 1.2 Markets and Frequencies
More informationKeywords: GPS, receiver, GPS receiver, MAX2769, 2769, 1575MHz, Integrated GPS Receiver, Global Positioning System
Maxim > Design Support > Technical Documents > User Guides > APP 3910 Keywords: GPS, receiver, GPS receiver, MAX2769, 2769, 1575MHz, Integrated GPS Receiver, Global Positioning System USER GUIDE 3910 User's
More informationHigh-Robust Relaxation Oscillator with Frequency Synthesis Feature for FM-UWB Transmitters
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.15, NO.2, APRIL, 2015 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2015.15.2.202 ISSN(Online) 2233-4866 High-Robust Relaxation Oscillator with
More informationChapter 2 Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL
Chapter 2 Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL 2.1 Background High performance phase locked-loops (PLL) are widely used in wireless communication systems to provide
More informationFAST-SWITCHING FULLY INTEGRATED FREQUENCY SYNTHESIZERS FOR WIRELESS APPLICATIONS
FAST-SWITCHING FULLY INTEGRATED FREQUENCY SYNTHESIZERS FOR WIRELESS APPLICATIONS T RAJASEKAR 1*, Dr. MOHD FAZLE AZEEM 2* 1. Research Scholar, Dept of EEE, AMU, Aligarh, UP. 2. Prof, Dept of EEE, AMU, Aligarh,
More informationA digital phase corrector with a duty cycle detector and transmitter for a Quad Data Rate I/O scheme
A digital phase corrector with a duty cycle detector and transmitter for a Quad Data Rate I/O scheme Young-Chan Jang a) School of Electronic Engineering, Kumoh National Institute of Technology, 1, Yangho-dong,
More information60 GHz RX. Waveguide Receiver Module. Features. Applications. Data Sheet V60RXWG3. VubIQ, Inc
GHz RX VRXWG Features Complete millimeter wave receiver WR-, UG-8/U flange Operates in the to GHz unlicensed band db noise figure Up to.8 GHz modulation bandwidth I/Q analog baseband interface Integrated
More informationA Triple-Band Voltage-Controlled Oscillator Using Two Shunt Right-Handed 4 th -Order Resonators
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.4, AUGUST, 2016 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2016.16.4.506 ISSN(Online) 2233-4866 A Triple-Band Voltage-Controlled Oscillator
More informationMeasurement Setup for Phase Noise Test at Frequencies above 50 GHz Application Note
Measurement Setup for Phase Noise Test at Frequencies above 50 GHz Application Note Products: R&S FSWP With recent enhancements in semiconductor technology the microwave frequency range beyond 50 GHz becomes
More informationLecture 9: Spread Spectrum Modulation Techniques
Lecture 9: Spread Spectrum Modulation Techniques Spread spectrum (SS) modulation techniques employ a transmission bandwidth which is several orders of magnitude greater than the minimum required bandwidth
More informationA linearized amplifier using self-mixing feedback technique
LETTER IEICE Electronics Express, Vol.11, No.5, 1 8 A linearized amplifier using self-mixing feedback technique Dong-Ho Lee a) Department of Information and Communication Engineering, Hanbat National University,
More informationMiniaturized Wilkinson Power Divider with nth Harmonic Suppression using Front Coupled Tapered CMRC
ACES JOURNAL, VOL. 28, NO. 3, MARCH 213 221 Miniaturized Wilkinson Power Divider with nth Harmonic Suppression using Front Coupled Tapered CMRC Mohsen Hayati 1,2, Saeed Roshani 1,3, and Sobhan Roshani
More informationLinearization Method Using Variable Capacitance in Inter-Stage Matching Networks for CMOS Power Amplifier
Linearization Method Using Variable Capacitance in Inter-Stage Matching Networks for CMOS Power Amplifier Jaehyuk Yoon* (corresponding author) School of Electronic Engineering, College of Information Technology,
More informationB.Tech II Year II Semester (R13) Supplementary Examinations May/June 2017 ANALOG COMMUNICATION SYSTEMS (Electronics and Communication Engineering)
Code: 13A04404 R13 B.Tech II Year II Semester (R13) Supplementary Examinations May/June 2017 ANALOG COMMUNICATION SYSTEMS (Electronics and Communication Engineering) Time: 3 hours Max. Marks: 70 PART A
More informationIEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 2, FEBRUARY A Regulated Charge Pump With Small Ripple Voltage and Fast Start-Up
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 2, FEBRUARY 2006 425 A Regulated Charge Pump With Small Ripple Voltage and Fast Start-Up Jae-Youl Lee, Member, IEEE, Sung-Eun Kim, Student Member, IEEE,
More informationOn the Design of Software and Hardware for a WSN Transmitter
16th Annual Symposium of the IEEE/CVT, Nov. 19, 2009, Louvain-La-Neuve, Belgium 1 On the Design of Software and Hardware for a WSN Transmitter Jo Verhaevert, Frank Vanheel and Patrick Van Torre University
More informationCHAPTER 10 CONCLUSIONS AND FUTURE WORK 10.1 Conclusions
CHAPTER 10 CONCLUSIONS AND FUTURE WORK 10.1 Conclusions This dissertation reported results of an investigation into the performance of antenna arrays that can be mounted on handheld radios. Handheld arrays
More informationDesign of a Frequency Synthesizer for WiMAX Applications
Design of a Frequency Synthesizer for WiMAX Applications Samarth S. Pai Department of Telecommunication R. V. College of Engineering Bangalore, India Abstract Implementation of frequency synthesizers based
More informationA VCO-based analog-to-digital converter with secondorder sigma-delta noise shaping
A VCO-based analog-to-digital converter with secondorder sigma-delta noise shaping The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters.
More informationPTX-0350 RF UPCONVERTER, MHz
PTX-0350 RF UPCONVERTER, 300 5000 MHz OPERATING MODES I/Q upconverter RF = LO + IF upconverter RF = LO - IF upconverter Synthesizer 10 MHz REFERENCE INPUT/OUTPUT EXTERNAL LOCAL OSCILLATOR INPUT I/Q BASEBAND
More informationCost Effective Spread Spectrum Clock Generator Design Chulwoo Kim, Minyoung Song, Sewook Hwang
Cost Effective Spread Spectrum Clock Generator Design Chulwoo Kim, Minyoung Song, Sewook Hwang Advanced Integrated Systems Lab. Korea University, Seoul, Korea Outline Introduction Spread Spectrum Clock
More information/$ IEEE
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 11, NOVEMBER 2006 1205 A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for
More informationA Single-Chip 2.4-GHz Direct-Conversion CMOS Receiver for Wireless Local Loop using Multiphase Reduced Frequency Conversion Technique
800 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 5, MAY 2001 A Single-Chip 2.4-GHz Direct-Conversion CMOS Receiver for Wireless Local Loop using Multiphase Reduced Frequency Conversion Technique
More informationDesign and Implementation of a Low Noise Block for Extended C-Band Earth Station
THE INSTITUTE OF ELECTRONICS, VJMW 2015 INFORMATION AND COMMUNICATION ENGINEERS Design and Implementation of a Low Noise Block for Extended C-Band Earth Station Khanh Duy NGUYEN 1, Doai Van NGUYEN 2, Duc
More informationSiNANO-NEREID Workshop:
SiNANO-NEREID Workshop: Towards a new NanoElectronics Roadmap for Europe Leuven, September 11 th, 2017 WP3/Task 3.2 Connectivity RF and mmw Design Outline Connectivity, what connectivity? High data rates
More informationISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9
ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9 11.9 A Single-Chip Linear CMOS Power Amplifier for 2.4 GHz WLAN Jongchan Kang 1, Ali Hajimiri 2, Bumman Kim 1 1 Pohang University of Science
More informationPHASE NOISE MEASUREMENT SYSTEMS
PHASE NOISE MEASUREMENT SYSTEMS Item Type text; Proceedings Authors Lance, A. L.; Seal, W. D.; Labaar, F. Publisher International Foundation for Telemetering Journal International Telemetering Conference
More informationA 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS
A 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS Diary R. Sulaiman e-mail: diariy@gmail.com Salahaddin University, Engineering College, Electrical Engineering Department Erbil, Iraq Key
More informationTHE UWB system utilizes the unlicensed GHz
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 6, JUNE 2006 1245 The Design and Analysis of a DLL-Based Frequency Synthesizer for UWB Application Tai-Cheng Lee, Member, IEEE, and Keng-Jan Hsiao Abstract
More informationA 3rd- and 5th-order intermodulation products generator for predistortion of base-station HPAs
Title A 3rd- and 5th-order intermodulation products generator for predistortion of base-station HPAs Author(s) Sun, XL; Cheung, SW; Yuk, TI Citation The 200 International Conference on Advanced Technologies
More information60 GHz Receiver (Rx) Waveguide Module
The PEM is a highly integrated millimeter wave receiver that covers the GHz global unlicensed spectrum allocations packaged in a standard waveguide module. Receiver architecture is a double conversion,
More informationPHASE-LOCKED loops (PLLs) are widely used in many
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 58, NO. 3, MARCH 2011 149 Built-in Self-Calibration Circuit for Monotonic Digitally Controlled Oscillator Design in 65-nm CMOS Technology
More informationSource Serves FMCW Radar
Source Serves FMCW Radar Direct-digital-synthesizer (DDS) technology can provide the agility and frequency and phase control needed to drive high-performance frequency-modulated-continuous-wave radar systems.
More informationA Pulse-Based CMOS Ultra-Wideband Transmitter for WPANs
A Pulse-Based CMOS Ultra-Wideband Transmitter for WPANs Murat Demirkan* Solid-State Circuits Research Laboratory University of California, Davis *Now with Agilent Technologies, Santa Clara, CA 03/20/2008
More informationSelf-injection-locked Divide-by-3 Frequency Divider with Improved Locking Range, Phase Noise, and Input Sensitivity
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.4, AUGUST, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.4.492 ISSN(Online) 2233-4866 Self-injection-locked Divide-by-3 Frequency
More information24-bit Step Size, Resolution 3 Hz typ Exact Frequency Mode Built-in Digital Self Test 40 Lead 6x6mm SMT Package: 36mm 2. Phased Array Applications
FRACTIONAL-N PLL WITH INTEGRATED VCO, 80-80 MHz Features RF Bandwidth: 80 to 80 MHz Ultra Low Phase Noise -110 dbc/hz in Band Typ. Figure of Merit (FOM) -22 dbc < 180 fs RMS Jitter 24-bit Step Size, Resolution
More informationI. INTRODUCTION. Architecture of PLL-based integer-n frequency synthesizer. TABLE I DIVISION RATIO AND FREQUENCY OF ALL CHANNELS, N =16, P =16
320 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 56, NO. 2, FEBRUARY 2009 A 5-GHz CMOS Frequency Synthesizer With an Injection-Locked Frequency Divider and Differential Switched Capacitors
More informationRF CMOS Power Amplifiers for Mobile Terminals
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.9, NO.4, DECEMBER, 2009 257 RF CMOS Power Amplifiers for Mobile Terminals Ki Yong Son, Bonhoon Koo, Yumi Lee, Hongtak Lee, and Songcheol Hong Abstract
More informationISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5
20.5 An Ultra-Low Power 2.4GHz RF Transceiver for Wireless Sensor Networks in 0.13µm CMOS with 400mV Supply and an Integrated Passive RX Front-End Ben W. Cook, Axel D. Berny, Alyosha Molnar, Steven Lanzisera,
More informationA Low Phase Noise 24/77 GHz Dual-Band Sub-Sampling PLL for Automotive Radar Applications in 65 nm CMOS Technology
A Low Phase Noise 24/77 GHz Dual-Band Sub-Sampling PLL for Automotive Radar Applications in 65 nm CMOS Technology Xiang Yi, Chirn Chye Boon, Junyi Sun, Nan Huang and Wei Meng Lim VIRTUS, Nanyang Technological
More information60 GHz TX. Waveguide Transmitter Module. Data Sheet Features V60TXWG3. Applications. VubIQ, Inc
Features Complete millimeter wave transmitter WR-, UG-8/U flange Operates in the to GHz unlicensed band dbm typical output power Up to.8 GHz modulation bandwidth I/Q analog baseband interface On chip synthesizer
More informationDesign of Rectangular-Cut Circular Disc UWB Antenna with Band-Notched Characteristics
Design of Rectangular-Cut Circular Disc UWB Antenna with Band-Notched Characteristics Swapnil Thorat PICT, Pune-411043,India Email:swapnil.world01@gmail.com Raj Kumar DIAT (Deemed University), Girinagar,
More informationPulsed VNA Measurements:
Pulsed VNA Measurements: The Need to Null! January 21, 2004 presented by: Loren Betts Copyright 2004 Agilent Technologies, Inc. Agenda Pulsed RF Devices Pulsed Signal Domains VNA Spectral Nulling Measurement
More informationMAKING TRANSIENT ANTENNA MEASUREMENTS
MAKING TRANSIENT ANTENNA MEASUREMENTS Roger Dygert, Steven R. Nichols MI Technologies, 1125 Satellite Boulevard, Suite 100 Suwanee, GA 30024-4629 ABSTRACT In addition to steady state performance, antennas
More information