High Performance Digital Fractional-N Frequency Synthesizers
|
|
- Osborne Bates
- 6 years ago
- Views:
Transcription
1 High Performance Digital Fractional-N Frequency Synthesizers Michael Perrott October 16, 2008 Copyright 2008 by Michael H. Perrott All rights reserved.
2 Why Are Digital Phase-Locked Loops Interesting? PLLs are needed for a wide range of applications - Communication systems (both wireless and wireline) - Digital processors (to achieve GHz clocks) Performance is important - Phase noise can limit wireless transceiver performance - Jitter can be a problem for digital processors The standard analog PLL implementation is problematic in many applications - Analog building blocks on a mostly digital chip pose design and verification challenges - The cost of implementation is becoming too high Can digital phase-locked loops offer excellent performance with a lower cost of implementation? 2
3 Just Enough PLL Background
4 What is a Phase-Locked Loop (PLL)? ref(t) ref(t) out(t) out(t) e(t) v(t) e(t) v(t) ref(t) Phase Detect e(t) Analog v(t) out(t) Loop Filter VCO de Bellescize Onde Electr, 1932 VCO efficiently provides oscillating waveform with variable frequency PLL synchronizes VCO frequency to input reference frequency through feedback - Key block is phase detector Realized as digital gates that create pulsed signals 4
5 Integer-N Frequency Synthesizers ref(t) div(t) e(t) v(t) F out = N F ref ref(t) div(t) Phase Detect e(t) Analog v(t) out(t) Loop Filter Divider VCO Sepe and Johnston US Patent (1968) Use digital counter structure to divide VCO frequency - Constraint: must divide by integer values Use PLL to synchronize reference and divider id output t Output frequency is digitally controlled N 5
6 Fractional-N Frequency Synthesizers ref(t) div(t) e(t) v(t) Kingsford-Smith US Patent (1974) Wells US Patent (1984) F out = M.F F ref ref(t) div(t) N sd [k] sd[ ] Phase Detect e(t) Analog v(t) out(t) Loop Filter Σ Δ Modulator Divider N[k] VCO Riley US Patent (1989) JSSC 93 M.F Dither divide value to achieve fractional divide values - PLL loop filter smooths the resulting variations Very high frequency resolution is achieved 6
7 The Issue of Quantization Noise ref(t) div(t) e(t) v(t) F out = M.F F ref ref(t) div(t) Phase Detect e(t) Analog v(t) out(t) Loop Filter Divider VCO N sd [k] Σ Δ Modulator N[k] Limits PLL bandwidth Increases linearity requirements of phase detector M.F Σ Δ Quantization Noise f 7
8 Striving for a Better PLL Implementation
9 Analog Phase Detection ref(t) () div(t) 1 reset 1 D Q D Q Reg error(t) phase error ref(t) div(t) error(t) ref(t) Phase Detect Analog Loop Filter out(t) div(t) Divider VCO Pulse width is formed according to phase difference between two signals Average of pulsed waveform is applied to VCO input 9
10 Tradeoffs of Analog Approach ref(t) div(t) error(t) Phase Detector Signals Average of error(t) Phase Detector Characteristic phase error ref(t) Phase Detect Analog Loop Filter out(t) div(t) Divider VCO Benefit: average of pulsed output is a continuous, linear function of phase error Issue: analog loop filter implementation is undesirable 10
11 Issues with Analog Loop Filter error(t) Charge Pump I cp V out C int ref(t) Phase Detect Analog Loop Filter out(t) Divider VCO Charge pump: output resistance, mismatch Filter caps: leakage current, large area 11
12 Going Digital ref(t) Phase Detect Analog Loop Filter out(t) Divider VCO ref(t) Time -to- Digital Digital Loop Filter Divider DCO out(t) Staszewski et. al., TCAS II, Nov 2003 Digital loop filter: compact area, insensitive to leakage Challenges: - Time-to-Digital Converter (TDC) - Digitally-Controlled Oscillator (DCO) 12
13 Classical Time-to-Digital Converter div(t) ref(t) Delay Delay Delay D Q D Q D Q Reg Reg Reg e[k] Delay div(t) ref(t) e[k] ref(t) div(t) Time -to- Digital Digital Loop Filter Divider DCO out(t) Resolution set by a Single Delay Chain structure y g y - Phase error is measured with delays and registers Corresponds to a flash architecture 13
14 Impact of Limited Resolution and Delay Mismatch div(t) ref(t) Delay varies due to mismatch e[k] detector output Phase Detector Characteristic phase error ref(t) div(t) Integer-N PLL Time -to- Digital Digital Loop Filter Divider DCO out(t) - Limit cycles due to limited resolution (unless high ref noise) Fractional-N PLL - Fractional spurs due to non-linearity from delay mismatch 14
15 Examine Noise Performance: Narrow-Bandwidth Case Assumptions: - TDC ΔT= 20ps - carrier freq. = 3.6GHz - reference freq. = 50MHz - PLL BW Total Noise = 50kHz - 3 rd order ΔΣ VCO noise dominates performance everywhere Don t need very high TDC resolution Δ Σ fractional-n quantization noise is not an issue 15
16 Examine Noise Performance: Wide-Bandwidth Case Assumptions: - TDC ΔT= 20ps - carrier freq. = 3.6GHz - reference freq. = 50MHz - PLL BW = 500kHz - 3 rd order ΔΣ Total Noise Noise dominated by TDC at low frequencies Noise dominated by ΔΣ fractional-n noise at high frequencies 16
17 To Meet High Performance Applications like GSM. Assumptions: - TDC ΔT = 6ps - carrier freq. = 3.6GHz - reference freq. = 50MHz - PLL BW Total Noise = 500kHz - 3 rd order ΔΣ (20dB lower) Need 6-ps TDC resolution and 20dB cancellation of Δ Σ fractional-n noise to achieve 500kHz bandwidth 17
18 Can We Improve the Effective Resolution of Time-to-Digital Conversion? 18
19 Proposed Approach: A Better Time-to-Digital Converter ref(t) Delay Delay Delay out(t) D Q Reg D Q Reg ref(t) () D Q Reg out(t) error[k] ref(t) out(t) S Q R Gated Ring Oscillator enable(t) Straayer, Perrott Logic US Patent in progress ref(t) out(t) enable(t) Oscillator Waveform error[k] This is a simplified view - We will need a few slides to properly explain this 19
20 Consider Measurement of the Period of a Signal x[0] x[1] x[2] x[3] Ring Oscillator V dd Input Oscillator Reset Counter Count Count Input Register Out Out Use digital logic to count number of oscillator cycles during each input period - Assume that oscillator period is much smaller than that of the input Note: output count per period is not consistent - Depends on starting phase of oscillator within a given measurement period 20
21 Examine Quantization Error in Measurements x[0] x[1] x[2] x[3] Ring Oscillator V dd Input Oscillator Reset Counter Count Count Input Register Out Out Quantization error varies according to starting phase of the oscillator within a given measurement period - Leads to scrambling of the quantization noise But there is something rather special about the scrambling action 21
22 A Closer Examination of Quantization Noise x[0] x[1] x[2] x[3] Ring Oscillator V dd Input Oscillator Count Reset Counter q[0] q[1] q[2] q[3] Count Error Input Register -q[0] -q[1] -q[2] -q[3] Out Out Calculate impact of quantization noise in time: Take Z-transform: Quantization noise is first order noise shaped! 22
23 Relating to Phase Error Between Two Signals x[0] x[1] x[2] x[3] Ring Oscillator V dd Input Oscillator Input Reset Count Counter Count Error q[0] q[1] q[2] q[3] Register -q[0] -q[1] -q[2] -q[3] Out Out Ref PLL Out Time -to- Digital Ref PLL Out Phase Error[0] Gap Phase Error[1] Measurement of phase error between two signals requires gaps between measurements - What is the implication of such gaps? Gap 23
24 The Impact of Non-Consecutive Measurements x[0] x[2] Ring Oscillator V dd Input Oscillator Input Reset Count Counter Count Error q[0] q[2] Register -q[1] Out Out 3 4 -q[3] Consider measuring input period every other cycle - Analogous to phase measurement between two signals Key observation: - Quantization noise is no longer first order noise shaped! Is there a way to restore noise shaping? 24
25 Proposed GRO TDC Structure
26 A Gated Ring Oscillator (GRO) TDC Ring Oscillator Enable div(t) ref(t) Osc(t) Phase Error[1] Phase Error[2] ref(t) div(t) Reset Logic Counter Register Count[k] e[k] Count[k] Quant. q[1] q[2] Error[k] -q[0] -q[1] e[k] 3 4 Enable ring oscillator only during measurement intervals - Hold the state of the oscillator between measurements Quantization error becomes first order noise shaped! - e[k] = Phase Error[k] + q[k] q[k-1] - Averaging dramatically improves resolution! 26
27 Simple gated ring oscillator inverter-based core Enabled Ring Oscillator Disabled Ring Oscillator (a) Gate the oscillator by switching the inverter cores to the power supply (b) Enable Delay Element Enable Vo n-1 Vo M 3 n Vo5 Vo i-1 Vo i M 4 Vo 4 Vo 1 M 2 Vo 3 Vo 2 Enable M1
28 Improve Resolution By Using All Oscillator Phases Phase Error[1] Phase Error[2] Ring Oscillator Enable div(t) ref(t) ref(t) Reset Counters Osc. Phases(t) Logic div(t) Register Count[k] e[k] Helal, Straayer, Wei, Perrott VLSI 2007 Count[k] Quant. Error[k] q[1] -q[0] -q[1] e[k] Raw resolution is set by inverter delay Effective resolution is dramatically improved by averaging 28 q[2]
29 GRO TDC Also Shapes Delay Mismatch Measurement 1 Enable Measurement 2 Enable Measurement 3 Enable Measurement 4 Enable Barrel shifting occurs through delay elements across different measurements - Mismatch between delay elements is first order shaped! 29
30 First Generation GRO Prototype Variable Delay 15 Stage Gated Ring Oscillator S Q R enable(t) enable enable e Logic error[k] GRO implemented as a custom u CMOSIC External setup consists of signal source and variable delay - Test issue: variable delay is nonlinear 30
31 Measured GRO Results Confirm Noise Shaping Variable Delay 15 Stage Gated Ring Oscillator S Q R enable(t) enable enable Input variable delay signal Harmonics due to nonlinearity of variable delay Logic error[k] Amplitude (db) Noise shaped quant. noise Frequency (MHz) 31
32 Next Generation GRO: Multi-path oscillator concept Single Input Single Output Multiple Inputs Single Output Use multiple inputs for each delay element instead of one Allow each stage to optimally begin its transition based on information from the entire GRO phase state t Key design issue is to ensure primary mode of oscillation 32
33 Multi-path inverter core Lee, Kim, Lee JSSC 1997 Mohan, et. al., CICC 2005
34 Proposed Multi-Path Gated Ring Oscillator TDC Hsu, Straayer, Perrott ISSCC 2008 Oscillation frequency near 2GHz with 47 stages Reduces effective delay yper stage by a factor of 5-6! Represents a factor of 2-3 improvement compared to previous multi-path oscillators 34
35 Prototype 0.13μm CMOS Multi-Path GRO-TDC Start Stop Timing Generation Enable 47-stage Gated Ring Oscillator Start Stop Enable CLK Z 1-47 State Register Measurement Cells CLK Adder Out Two implemented versions: - 8-bit, 500Msps Straayer, Perrott VLSI bit, 100Msps version 2-21mW power consumption depending on input duty cycle
36 Measured noise-shaping of multi-path GRO Power Spec ctral Density (db ps 2 /Hz) ,536 pt. FFT (Hanning window + 20x averaging) Input of 1.2ps pp Noise of 80fs rms in 1MHz BW Ideal variance of 50-Msps quantizer with 1ps steps Filtered TD DC Output Frequency (Hz) (a) TDC Output after 1MHz LPF 1.2ps Time (µs) Data collected at 50Msps More than 20dB of noise-shaping benefit 80fs rms integrated error from 2kHz-1MHz Floor primarily limited by 1/f noise (up to 0.5-1MHz) (b) 36
37 Can We Reduce Sigma-Delta Quantization Noise Caused by Divider Dithering? 37
38 The Nature of the Quantization Noise Problem Ref PFD Loop Filter Out Div N/N+1 Frequency M-bit Selection ΔΣ Modulator 1-bit Frequency Selection Quantization Noise Spectrum Output Spectrum Noise F out ΔΣ PLL dynamics Increasing PLL bandwidth increases impact of ΔΣ fractional-n noise - Cancellation offers a way out! 38
39 Previous Analog Quantization Noise Cancellation Phase error due to ΔΣ is predicted by accumulating ΔΣ quantization error Gain matching between PFD and D/A must be precise Matching in analog domain limits performance 39
40 Proposed All-digital Quantization Noise Cancellation Hsu, Straayer, Perrott ISSCC 2008 Scale factor determined by simple digital correlation Analog non-idealities such as DC offset are completely eliminated 40
41 Details of Proposed Quantization Noise Cancellation Correlator out is accumulated and filtered to achieve scale factor - Settling time chosen to be around 10 us See analog version of this technique in Swaminathan et.al., ISSCC
42 Proposed Digital Wide BW Synthesizer Gated-ring-oscillator (GRO) TDC achieves low in-band noise All-digital quantization noise cancellation achieves low out-of-band noise Design goals: GHz carrier, 500-kHz bandwidth - <-100dBc/Hz in-band, <-150 dbc/hz at 20 MHz offset 42
43 Overall Synthesizer Architecture Note: Detailed behavioral simulation model available at 43
44 Dual-Port LC VCO Frequency tuning: - Use a small 1X varactor to minimize noise sensitivity - Use another 16X varactor to provide moderate range - Use a four-bit capacitor array to achieve GHz range 44
45 Digitally-Controlled Oscillator with Passive DAC Goals of 10-bit DAC - Monotonic 1X varactor minimizes noise sensitivity 16X varactor provides moderate range Af four-bit capacitor array covers GHz - Minimal active circuitry and no transistor bias currents - Full-supply output range 45
46 Operation of 10-bit Passive DAC (Step 1) 5-bit resistor ladder; 5-bit switch-capacitor array Step 1: Capacitors Charged - Resistor ladder forms V L = M/32 V DD and V H = (M+1)/32 V DD, where M ranges from 0 to 31 where M ranges from 0 to 31 - N unit capacitors charged to V H, and (32-N) unit capacitors charged to V L 46
47 Operation of 10-bit Passive DAC (Step 2) Step 2: Disconnect Capacitors from Resistors, Then Connect Together - Achieves DAC output with first-order filtering - Bandwidth = 32 C u /(2π C load ) 50MHz Determined by capacitor ratio Easily changed by using different C load 47
48 Now Let s Examine Divider Issues: - GRO range must span entire reference period during initial lock-in 48
49 Proposed Divider Structure Divide value =N 0 +N 1 +N 2 +N 3 Resample reference with 4x division frequency - Lowers GRO range to one fourth of the reference period 49
50 Proposed Divider Structure (cont d) Place ΔΣ dithered edge away from GRO edge - Prevents extra jitter due to divide-value dependent delay 50
51 Dual-Path Loop Filter Step 1: reset Step 2: frequency acquisition - V c (t) varies - V f (t) is held at midpoint Step 3: steady-state lock conditions - V c (t) is frozen to take quantization noise away - ΔΣ quantization noise cancellation is enabled 51
52 Fine-Path Loop Filter Equivalent to an analog lead-lag filter - Set zero (62.5kHz) and first pole (1.1MHz) digitally - Set second pole (3.1MHz) by capacitor ratio First-order ΔΣ reduces in-band quantization noise 52
53 Linearized Model of PLL Under Fine-Tune Operation Gain K 2 first-order IIR 1-α 1-αz -1 Accumulator 1 1z 1-z -1 Gain K 1 Φ ref [k] Φ div [k] T 2π TDC Gain 1 Δt del e[k] Loop Filter H(z) z=e j2πft divider 1 N nom ΔΣ 1 DAC Gain V 2 B DT-CT T CT-DT VCO 2πK v s s=j2πf Φ out (t) Standard d lead-lag ag filter topology ogy but implemented e in digital domain - Consists of accumulator plus feedforward path 1 T 53
54 Same Technique Poses Problems for Coarse-Tune DAC thermal noise impacts performance due to the higher coarse VCO gain - Can we somehow lower the DAC bandwidth? 54
55 Fix: Leverage the Divider as a Signal Path Bypass to divider for feed- forward path allows coarse DAC bandwidth to be dramatically reduced! 55
56 Linearized Model of PLL Under Coarse-Tune Operation Φ ref [k] Φ div [k] TDC first-order DAC Gain IIR Accum. Gain DT-CT VCO T 1 e[k] 1-α 1 1 V 2πK vc 4 T 2π Δt del 1-αz -1 1-z B s K -1 c 2π z 1-z -1 Divider CT-DT 1 T s=j2πf Φ out (t) 1 N nom Routing of signal path into Sigma-Delta controlling the divider yields a feedforward path - Adds to accumulator path as both signals pass back through the divider - Allows reduction of coarse DAC bandwidth Noise impact of coarse DAC on VCO is substantially lowered 56
57 Die Photo 0.13-μm CMOS Active area: 0.95 mm 2 Chip area: 1.96 mm 2 V DD : 1.5V Current: - 26mA (Core) - 7mA (VCO output buffer at 1.1V) GRO-TDC: - 2.3mA - 157X252 um 2 57
58 Power Distribution of Prototype IC Divider DAC 1.4mW (3%) 2.8mW (6%) 3.0mW (7%) 3.4mW (7%) 21.0mW VCO (46%) 6.8mW (15%) 7.7mW (17%) Ref. Buffer GRO-TDC Digital VCO Pad Buffer Total Power: 46.1mW Notice GRO and digital quantization noise cancellation have only minor impact on power (and area) 58
59 Measured Phase Noise at 3.67GHz Suppresses quantization noise by more than 15 db Achieves 204 fs (0.27 degree) integrated noise (jitter) Reference spur: -65dBc 59
60 Calculation of Phase Noise Components dbc/hz VCO Noise Finepath ΣΔ Quantization Noise Fine tune DAC Thermal Coarse tune DAC Thermal Divider Noise (1% left) GRO Noise Ref Noise Close loop Noise f offset See wideband digital synthesizer tutorial available at 60
61 Measured Worst Spurs over Fifty Channels -50 Integer boundary -55 (50MHz 73) (dbc) -60 Spur us frequency (GHz) Tested from GHz to GHz at intervals of 1 MHz - Worst spurs observed close to integer-n boundary (multiples of 50 MHz) -42dBc worst spur observed at 400kHz offset from boundary 61
62 Conclusions Digital Phase-Locked Loops look extremely promising for future applications - Very amenable to future CMOS processes - Excellent performance can be achieved A low-noise, wide-bandwidth digital ΔΣ fractional-n frequency synthesizer is achieved with - High performance noise-shapingshaping GRO TDC - Quantization noise cancellation in digital domain Key result: < 250 fs integrated noise with 500 khz bandwidth Innovation of future digital PLLs will involve joint circuit/algorithm development 62
High Performance Digital Fractional-N Frequency Synthesizers. IEEE Distinguished Lecture Lehigh Valley SSCS Chapter
High Performance Digital Fractional-N Frequency Synthesizers IEEE Distinguished Lecture Lehigh Valley SSCS Chapter Michael H. Perrott October 2013 Copyright 2013 by Michael H. Perrott All rights reserved.
More informationShort Course On Phase-Locked Loops IEEE Circuit and System Society, San Diego, CA. Digital Frequency Synthesizers
Short Course On Phase-Locked Loops IEEE Circuit and System Society, San Diego, CA Digital Frequency Synthesizers Michael H. Perrott September 6, 2009 Copyright 2009 by Michael H. Perrott All rights reserved.
More information6.976 High Speed Communication Circuits and Systems Lecture 17 Advanced Frequency Synthesizers
6.976 High Speed Communication Circuits and Systems Lecture 17 Advanced Frequency Synthesizers Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott Bandwidth Constraints
More informationA Low Area, Switched-Resistor Loop Filter Technique for Fractional-N Synthesizers Applied to a MEMS-based Programmable Oscillator
A Low Area, Switched-Resistor Loop Filter Technique for Fractional-N Synthesizers Applied to a MEMS-based Programmable Oscillator ISSCC 00, Session 3. M.H. Perrott, S. Pamarti, E. Hoffman, F.S. Lee, S.
More informationSigma-Delta Fractional-N Frequency Synthesis
Sigma-Delta Fractional-N Frequency Synthesis Scott Meninger Michael Perrott Massachusetts Institute of Technology June 7, 2004 Copyright 2004 by Michael H. Perrott All rights reserved. Note: Much of this
More information6.776 High Speed Communication Circuits Lecture 23. Design of Fractional-N Frequency Synthesizers and Bandwidth Extension Techniques
6.776 High Speed Communication Circuits Lecture 23 Design of Fractional-N Frequency Synthesizers and Bandwidth Extension Techniques Michael Perrott Massachusetts Institute of Technology May, 2005 Copyright
More informationA VCO-based analog-to-digital converter with secondorder sigma-delta noise shaping
A VCO-based analog-to-digital converter with secondorder sigma-delta noise shaping The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters.
More informationShort Course On Phase-Locked Loops and Their Applications Day 5, AM Lecture. Advanced PLL Examples (Part I)
Short Course On Phase-Locked Loops and Their Applications Day 5, AM Lecture Advanced PLL Examples (Part I) Michael Perrott August 15, 2008 Copyright 2008 by Michael H. Perrott All rights reserved. Outline
More informationA single-slope 80MS/s ADC using two-step time-to-digital conversion
A single-slope 80MS/s ADC using two-step time-to-digital conversion The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published
More information5.5: A 3.2 to 4GHz, 0.25µm CMOS Frequency Synthesizer for IEEE a/b/g WLAN
5.5: A 3.2 to 4GHz, 0.25µm CMOS Frequency Synthesizer for IEEE 802.11a/b/g WLAN Manolis Terrovitis, Michael Mack, Kalwant Singh, and Masoud Zargari 1 Atheros Communications, Sunnyvale, California 1 Atheros
More informationChapter 2 Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL
Chapter 2 Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL 2.1 Background High performance phase locked-loops (PLL) are widely used in wireless communication systems to provide
More informationPhase-Locked Loops and Their Applications. Advanced PLL Examples (Part II)
Short Course On Phase-Locked Loops and Their Applications Day 5, PM Lecture Advanced PLL Examples (Part II) Michael Perrott August 15, 2008 Copyright 2008 by Michael H. Perrott All rights reserved. Outline
More informationTechniques for High-Performance Digital Frequency Synthesis and Phase Control. Chun-Ming Hsu
Techniques for High-Performance Digital Frequency Synthesis and Phase Control by Chun-Ming Hsu Bachelor of Science in Engineering National Taiwan University, June 1997 Master of Science National Taiwan
More informationA Wide-Bandwidth 2.4GHz ISM Band Fractional-N PLL with Adaptive Phase Noise Cancellation. Outline
A Wide-Bandwidth 2.4GHz ISM Band Fractional-N PLL with Adaptive Phase Noise Cancellation Ashok Swaminathan,2, Kevin J. Wang, Ian Galton University of California, San Diego, CA 2 NextWave Broadband, San
More informationSiNANO-NEREID Workshop:
SiNANO-NEREID Workshop: Towards a new NanoElectronics Roadmap for Europe Leuven, September 11 th, 2017 WP3/Task 3.2 Connectivity RF and mmw Design Outline Connectivity, what connectivity? High data rates
More informationA 0.2-to-1.45GHz Subsampling Fractional-N All-Digital MDLL with Zero-Offset Aperture PD-Based Spur Cancellation and In-Situ Timing Mismatch Detection
A 0.2-to-1.45GHz Subsampling Fractional-N All-Digital MDLL with Zero-Offset Aperture PD-Based Spur Cancellation and In-Situ Timing Mismatch Detection Somnath Kundu 1, Bongjin Kim 1,2, Chris H. Kim 1 1
More informationFractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter
J. Park, F. Maloberti: "Fractional-N PLL with 90 Phase Shift Lock and Active Switched-Capacitor Loop Filter"; Proc. of the IEEE Custom Integrated Circuits Conference, CICC 2005, San Josè, 21 September
More informationLecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1
Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1 LECTURE 160 CDR EXAMPLES INTRODUCTION Objective The objective of this presentation is: 1.) Show two examples of clock and data recovery
More informationHigh Speed Communication Circuits and Systems Lecture 14 High Speed Frequency Dividers
High Speed Communication Circuits and Systems Lecture 14 High Speed Frequency Dividers Michael H. Perrott March 19, 2004 Copyright 2004 by Michael H. Perrott All rights reserved. 1 High Speed Frequency
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN60: Network Theory Broadband Circuit Design Fall 014 Lecture 13: Frequency Synthesizer Examples Sam Palermo Analog & Mixed-Signal Center Texas A&M University Agenda Frequency Synthesizer Examples Design
More informationAnalog Frequency Synthesizers: A Short Tutorial. IEEE Distinguished Lecture SSCS, Dallas Chapter
Analog Frequency Synthesizers: A Short Tutorial IEEE Distinguished Lecture SSCS, Dallas Chapter Michael H. Perrott April 2013 Copyright 2013 by Michael H. Perrott All rights reserved. What is a Phase-Locked
More informationA 5GHz, 32mW CMOS Frequency Synthesizer with an Injection Locked Frequency Divider. Hamid Rategh, Hirad Samavati, Thomas Lee
A 5GHz, 32mW CMOS Frequency Synthesizer with an Injection Locked Frequency Divider Hamid Rategh, Hirad Samavati, Thomas Lee OUTLINE motivation introduction synthesizer architecture synthesizer building
More informationIntegrated Circuit Design for High-Speed Frequency Synthesis
Integrated Circuit Design for High-Speed Frequency Synthesis John Rogers Calvin Plett Foster Dai ARTECH H O US E BOSTON LONDON artechhouse.com Preface XI CHAPTER 1 Introduction 1 1.1 Introduction to Frequency
More information/$ IEEE
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 11, NOVEMBER 2006 1205 A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for
More informationA Wide Tuning Range (1 GHz-to-15 GHz) Fractional-N All-Digital PLL in 45nm SOI
7- A Wide Tuning Range ( GHz-to-5 GHz) Fractional-N All-Digital PLL in 45nm SOI Alexander Rylyakov, Jose Tierno, George English 2, Michael Sperling 2, Daniel Friedman IBM T. J. Watson Research Center Yorktown
More informationMultiple Reference Clock Generator
A White Paper Presented by IPextreme Multiple Reference Clock Generator Digitial IP for Clock Synthesis August 2007 IPextreme, Inc. This paper explains the concept behind the Multiple Reference Clock Generator
More informationFrequency Synthesizers for RF Transceivers. Domine Leenaerts Philips Research Labs.
Frequency Synthesizers for RF Transceivers Domine Leenaerts Philips Research Labs. Purpose Overview of synthesizer architectures for RF transceivers Discuss the most challenging RF building blocks Technology
More informationA Frequency Synthesis of All Digital Phase Locked Loop
A Frequency Synthesis of All Digital Phase Locked Loop S.Saravanakumar 1, N.Kirthika 2 M.E.VLSI DESIGN Sri Ramakrishna Engineering College Coimbatore, Tamilnadu 1 s.saravanakumar21@gmail.com, 2 kirthi.com@gmail.com
More information6.976 High Speed Communication Circuits and Systems Lecture 21 MSK Modulation and Clock and Data Recovery Circuits
6.976 High Speed Communication Circuits and Systems Lecture 21 MSK Modulation and Clock and Data Recovery Circuits Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott
More informationA Sub-0.75 RMS-Phase-Error Differentially-Tuned Fractional-N Synthesizer with On-Chip LDO Regulator and Analog-Enhanced AFC Technique
A Sub-0.75 RMS-Phase-Error Differentially-Tuned Fractional-N Synthesizer with On-Chip LDO Regulator and Analog-Enhanced AFC Technique Lei Lu, Lingbu Meng, Liang Zou, Hao Min and Zhangwen Tang Fudan University,
More informationA CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5 GHz Wireless LAN Receiver. Hamid Rategh
A CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5 GHz Wireless LAN Receiver Hamid Rategh Center for Integrated Systems Stanford University OUTLINE Motivation Introduction
More informationTaheri: A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop
Engineering, Technology & Applied Science Research Vol. 7, No. 2, 2017, 1473-1477 1473 A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop Hamidreza Esmaeili Taheri Department of Electronics
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 010 Lecture 7: PLL Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project Preliminary Report
More informationAnalysis of Phase Noise Profile of a 1.1 GHz Phase-locked Loop
Analysis of Phase Noise Profile of a 1.1 GHz Phase-locked Loop J. Handique, Member, IAENG and T. Bezboruah, Member, IAENG 1 Abstract We analyzed the phase noise of a 1.1 GHz phaselocked loop system for
More informationModeling And Implementation of All-Digital Phase-Locked Loop Based on Vernier Gated Ring Oscillator Time-to-Digital Converter
Master s Thesis Modeling And Implementation of All-Digital Phase-Locked Loop Based on Vernier Gated Ring Oscillator Time-to-Digital Converter Ji Wang Department of Electrical and Information Technology,
More informationA 45-nm SOI-CMOS Dual-PLL Processor Clock System for Multi-Protocol I/O
A 45-nm SOI-CMOS Dual-PLL Processor Clock System for Multi-Protocol I/O Dennis Fischette, Alvin Loke, Michael Oshima, Bruce Doyle, Roland Bakalski*, Richard DeSantis, Anand Thiruvengadam, Charles Wang,
More informationA 60GHz Sub-Sampling PLL Using A Dual-Step-Mixing ILFD
A 60GHz Sub-Sampling PLL Using A Dual-Step-Mixing ILFD Teerachot Siriburanon, Tomohiro Ueno, Kento Kimura, Satoshi Kondo, Wei Deng, Kenichi Okada, and Akira Matsuzawa Tokyo Institute of Technology, Japan
More informationECEN620: Network Theory Broadband Circuit Design Fall 2012
ECEN620: Network Theory Broadband Circuit Design Fall 2012 Lecture 20: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam 2 is on Friday Nov. 9 One double-sided 8.5x11
More informationPhase Noise and Tuning Speed Optimization of a MHz Hybrid DDS-PLL Synthesizer with milli Hertz Resolution
Phase Noise and Tuning Speed Optimization of a 5-500 MHz Hybrid DDS-PLL Synthesizer with milli Hertz Resolution BRECHT CLAERHOUT, JAN VANDEWEGE Department of Information Technology (INTEC) University of
More informationAN4: Application Note
: Introduction The PE3291 fractional-n PLL is a dual VHF/UHF integrated frequency synthesizer with fractional ratios of 2, 4, 8, 16 and 32. Its low power, low phase noise and low spur content make the
More information6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators
6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators Massachusetts Institute of Technology March 29, 2005 Copyright 2005 by Michael H. Perrott VCO Design for Narrowband
More informationChoosing Loop Bandwidth for PLLs
Choosing Loop Bandwidth for PLLs Timothy Toroni SVA Signal Path Solutions April 2012 1 Phase Noise (dbc/hz) Choosing a PLL/VCO Optimized Loop Bandwidth Starting point for setting the loop bandwidth is
More informationEnhancement of VCO linearity and phase noise by implementing frequency locked loop
Enhancement of VCO linearity and phase noise by implementing frequency locked loop Abstract This paper investigates the on-chip implementation of a frequency locked loop (FLL) over a VCO that decreases
More informationWideband Synthesizer with Integrated VCO ADF4351
Data Sheet Wideband Synthesizer with Integrated VCO FEATURES Output frequency range: 35 MHz to 4400 MHz Fractional-N synthesizer and integer-n synthesizer Low phase noise VCO Programmable divide-by-/-2/-4/-8/-6/-32/-64
More informationCHAPTER. delta-sigma modulators 1.0
CHAPTER 1 CHAPTER Conventional delta-sigma modulators 1.0 This Chapter presents the traditional first- and second-order DSM. The main sources for non-ideal operation are described together with some commonly
More information24-bit Step Size, Resolution 3 Hz typ Exact Frequency Mode Built-in Digital Self Test 40 Lead 6x6mm SMT Package: 36mm 2. Phased Array Applications
Features RF Bandwidth: 1815 to 2010 MHz Ultra Low Phase Noise -110 dbc/hz in Band Typ. Figure of Merit (FOM) -22 dbc < 180 fs RMS Jitter 24-bit Step Size, Resolution 3 Hz typ Exact Frequency Mode Built-in
More informationDedication. To Mum and Dad
Dedication To Mum and Dad Acknowledgment Table of Contents List of Tables List of Figures A B A B 0 1 B A List of Abbreviations Abstract Chapter1 1 Introduction 1.1. Motivation Figure 1. 1 The relative
More information24-bit Step Size, Resolution 3 Hz typ Exact Frequency Mode Built-in Digital Self Test 40 Lead 6x6mm SMT Package: 36mm 2. Phased Array Applications
FRACTIONAL-N PLL WITH INTEGRATED VCO, 80-80 MHz Features RF Bandwidth: 80 to 80 MHz Ultra Low Phase Noise -110 dbc/hz in Band Typ. Figure of Merit (FOM) -22 dbc < 180 fs RMS Jitter 24-bit Step Size, Resolution
More informationResearch Article Semidigital PLL Design for Low-Cost Low-Power Clock Generation
Journal of Electrical and Computer Engineering Volume 20, Article ID 235843, 9 pages doi:0.55/20/235843 Research Article Semidigital PLL Design for Low-Cost Low-Power Clock Generation Ni Xu, Woogeun Rhee,
More informationA fully synthesizable injection-locked PLL with feedback current output DAC in 28 nm FDSOI
LETTER IEICE Electronics Express, Vol.1, No.15, 1 11 A fully synthesizable injection-locked PLL with feedback current output DAC in 8 nm FDSOI Dongsheng Yang a), Wei Deng, Aravind Tharayil Narayanan, Rui
More informationA 2.4 GHz to 3.86 GHz digitally controlled oscillator with 18.5 khz frequency resolution using single PMOS varactor
LETTER IEICE Electronics Express, Vol.9, No.24, 1842 1848 A 2.4 GHz to 3.86 GHz digitally controlled oscillator with 18.5 khz frequency resolution using single PMOS varactor Yangyang Niu, Wei Li a), Ning
More informationResearch and Development Activities in RF and Analog IC Design. RFIC Building Blocks. Single-Chip Transceiver Systems (I) Howard Luong
Research and Development Activities in RF and Analog IC Design Howard Luong Analog Research Laboratory Department of Electrical and Electronic Engineering Hong Kong University of Science and Technology
More informationA DPLL-based per Core Variable Frequency Clock Generator for an Eight-Core POWER7 Microprocessor
A DPLL-based per Core Variable Frequency Clock Generator for an Eight-Core POWER7 Microprocessor José Tierno 1, A. Rylyakov 1, D. Friedman 1, A. Chen 2, A. Ciesla 2, T. Diemoz 2, G. English 2, D. Hui 2,
More informationChapter 2 Architectures for Frequency Synthesizers
Chapter 2 Architectures for Frequency Synthesizers 2.1 Overview This chapter starts with an overview of the conventional frequency synthesis techniques as well as the hybrid architectures that can be used
More informationTHE UNIVERSITY OF NAIROBI
THE UNIVERSITY OF NAIROBI ELECTRICAL AND INFORMATION ENGINEERING DEPARTMENT FINAL YEAR PROJECT. PROJECT NO. 085. TITLE: A PHASE-LOCKED LOOP FREQUENCY SYNTHESIZER BY: TUNDULI W. MICHAEL F17/2143/2004. SUPERVISOR:
More informationA MASH ΔΣ time-todigital converter based on two-stage time quantization
LETTER IEICE Electronics Express, Vol.10, No.24, 1 7 A MASH 1-1-1 ΔΣ time-todigital converter based on two-stage time quantization Zixuan Wang a), Jianhui Wu, Qing Chen, and Xincun Ji National ASIC System
More information26.8: A 1.9GHz Single-Chip CMOS PHS Cellphone
26.8: A 1.9GHz Single-Chip CMOS PHS Cellphone William W. Si, Srenik Mehta, Hirad Samavati, Manolis Terrovitis, Michael Mack, KeithOnodera, SteveJen, Susan Luschas, Justin Hwang, SuniMendis, DavidSu, BruceWooley
More informationEE247 Lecture 22. Figures of merit (FOM) and trends for ADCs How to use/not use FOM. EECS 247 Lecture 22: Data Converters 2004 H. K.
EE247 Lecture 22 Pipelined ADCs Combining the bits Stage implementation Circuits Noise budgeting Figures of merit (FOM) and trends for ADCs How to use/not use FOM Oversampled ADCs EECS 247 Lecture 22:
More informationA GHz Wideband Sub-harmonically Injection- Locked PLL with Adaptive Injection Timing Alignment Technique
A 2.4 3.6-GHz Wideband Sub-harmonically Injection- Locked PLL with Adaptive Injection Timing Alignment Technique Abstract: This paper proposes a wideband sub harmonically injection-locked PLL (SILPLL)
More informationMULTI-BIT DELTA-SIGMA MODULATION TECHNIQUE FOR FRACTIONAL-N FREQUENCY SYNTHESIZERS WOOGEUN RHEE
MULTI-BIT DELTA-SIGMA MODULATION TECHNIQUE FOR FRACTIONAL-N FREQUENCY SYNTHESIZERS BY WOOGEUN RHEE B.S., Seoul National University, 1991 M.S., University of California at Los Angeles, 1993 THESIS Submitted
More information2008/09 Advances in the mixed signal IC design group
2008/09 Advances in the mixed signal IC design group Mattias Andersson Mixed-Signal IC Design Department for Electrical and Information Technology Lund University 1 Mixed Signal IC Design Researchers Associate
More informationA Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications
A Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications Teerachot Siriburanon, Wei Deng, Ahmed Musa, Kenichi Okada, and Akira Matsuzawa Tokyo Institute
More information6.976 High Speed Communication Circuits and Systems Lecture 11 Voltage Controlled Oscillators
6.976 High Speed Communication Circuits and Systems Lecture 11 Voltage Controlled Oscillators Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott VCO Design for Wireless
More informationRadio-Frequency Conversion and Synthesis (for a 115mW GPS Receiver)
Radio-Frequency Conversion and Synthesis (for a 115mW GPS Receiver) Arvin Shahani Stanford University Overview GPS Overview Frequency Conversion Frequency Synthesis Conclusion GPS Overview: Signal Structure
More informationIntroduction to CMOS RF Integrated Circuits Design
VI. Phase-Locked Loops VI-1 Outline Introduction Basic Feedback Loop Theory Circuit Implementation VI-2 What is a PLL? A PLL is a negative feedback system where an oscillatorgenerated signal is phase and
More informationAn All CMOS, 2.4 GHz, Fully Adaptive, Scalable, Frequency Hopped Transceiver
An All CMOS, 2.4 GHz, Fully Adaptive, Scalable, Frequency Hopped Transceiver Farbod Behbahani John Leete Alexandre Kral Shahrzad Tadjpour Karapet Khanoyan Paul J. Chang Hooman Darabi Maryam Rofougaran
More information20 GHz Low Power QVCO and De-skew Techniques in 0.13µm Digital CMOS. Masum Hossain & Tony Chan Carusone University of Toronto
20 GHz Low Power QVCO and De-skew Techniques in 0.13µm Digital CMOS Masum Hossain & Tony Chan Carusone University of Toronto masum@eecg.utoronto.ca Motivation Data Rx3 Rx2 D-FF D-FF Rx1 D-FF Clock Clock
More informationCMOS 120 GHz Phase-Locked Loops Based on Two Different VCO Topologies
JOURNAL OF ELECTROMAGNETIC ENGINEERING AND SCIENCE, VOL. 17, NO. 2, 98~104, APR. 2017 http://dx.doi.org/10.5515/jkiees.2017.17.2.98 ISSN 2234-8395 (Online) ISSN 2234-8409 (Print) CMOS 120 GHz Phase-Locked
More informationA High Dynamic Range Digitally- Controlled Oscillator (DCO) for All-DPLL systems is. Samira Jafarzade 1, Abumoslem Jannesari 2
A High Dynamic Range Digitally- Controlled Oscillator (DCO) for All-Digital PLL Systems Samira Jafarzade 1, Abumoslem Jannesari 2 Received: 2014/7/5 Accepted: 2015/3/1 Abstract In this paper, a new high
More informationA Compact, Low-Power Low- Jitter Digital PLL. Amr Fahim Qualcomm, Inc.
A Compact, Low-Power Low- Jitter Digital PLL Amr Fahim Qualcomm, Inc. 1 Outline Introduction & Motivation Digital PLL Architectures Proposed DPLL Architecture Analysis of DPLL DPLL Adaptive Algorithm DPLL
More informationA 1.9GHz Single-Chip CMOS PHS Cellphone
A 1.9GHz Single-Chip CMOS PHS Cellphone IEEE JSSC, Vol. 41, No.12, December 2006 William Si, Srenik Mehta, Hirad Samavati, Manolis Terrovitis, Michael Mack, Keith Onodera, Steve Jen, Susan Luschas, Justin
More informationA COMPACT, AGILE, LOW-PHASE-NOISE FREQUENCY SOURCE WITH AM, FM AND PULSE MODULATION CAPABILITIES
A COMPACT, AGILE, LOW-PHASE-NOISE FREQUENCY SOURCE WITH AM, FM AND PULSE MODULATION CAPABILITIES Alexander Chenakin Phase Matrix, Inc. 109 Bonaventura Drive San Jose, CA 95134, USA achenakin@phasematrix.com
More informationBehavior Model of Noise Phase in a Phase Locked Loop Employing Sigma Delta Modulator
Behavior Model of Noise Phase in a Phase Locked Loop Employing Sigma Delta Modulator Tayebeh Ghanavati Nejad 1 and Ebrahim Farshidi 2 1,2 Electrical Department, Faculty of Engineering, Shahid Chamran University
More informationA Modular All Digital PLL Architecture Enabling Both 1-to-2 GHz and 24-to 32-GHz Operation in 65nm CMOS
A Modular All Digital PLL Architecture Enabling Both 1-to-2 GHz and 24-to 32-GHz Operation in 65nm CMOS A. V. Rylyakov 1, J. A. Tierno 1, D. Z. Turker 2, J.-O. Plouchart 1 H. A. Ainspan 1, D. J. Friedman
More information2011/12 Cellular IC design RF, Analog, Mixed-Mode
2011/12 Cellular IC design RF, Analog, Mixed-Mode Mohammed Abdulaziz, Mattias Andersson, Jonas Lindstrand, Xiaodong Liu, Anders Nejdel Ping Lu, Luca Fanori Martin Anderson, Lars Sundström, Pietro Andreani
More informationReceiver Architecture
Receiver Architecture Receiver basics Channel selection why not at RF? BPF first or LNA first? Direct digitization of RF signal Receiver architectures Sub-sampling receiver noise problem Heterodyne receiver
More informationIEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 4, APRIL
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 4, APRIL 2008 855 A Highly Digital MDLL-Based Clock Multiplier That Leverages a Self-Scrambling Time-to-Digital Converter to Achieve Subpicosecond Jitter
More informationSingle-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 1, JANUARY 2003 141 Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators Yuping Toh, Member, IEEE, and John A. McNeill,
More informationCost Effective Spread Spectrum Clock Generator Design Chulwoo Kim, Minyoung Song, Sewook Hwang
Cost Effective Spread Spectrum Clock Generator Design Chulwoo Kim, Minyoung Song, Sewook Hwang Advanced Integrated Systems Lab. Korea University, Seoul, Korea Outline Introduction Spread Spectrum Clock
More informationSection 1. Fundamentals of DDS Technology
Section 1. Fundamentals of DDS Technology Overview Direct digital synthesis (DDS) is a technique for using digital data processing blocks as a means to generate a frequency- and phase-tunable output signal
More informationTHE serial advanced technology attachment (SATA) is becoming
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 54, NO. 11, NOVEMBER 2007 979 A Low-Jitter Spread Spectrum Clock Generator Using FDMP Ding-Shiuan Shen and Shen-Iuan Liu, Senior Member,
More informationSummary Last Lecture
Interleaved ADCs EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations
More informationA 10-Gb/s Multiphase Clock and Data Recovery Circuit with a Rotational Bang-Bang Phase Detector
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.3, JUNE, 2016 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2016.16.3.287 ISSN(Online) 2233-4866 A 10-Gb/s Multiphase Clock and Data Recovery
More informationAN3: Application Note
: Introduction The PE3291 fractional-n PLL is well suited for use in low data rate (narrow channel spacing) applications below 1 GHz, such as paging, remote meter reading, inventory control and RFID. It
More informationEuropean Conference on Nanoelectronics and Embedded Systems for Electric Mobility
European Conference on Nanoelectronics and Embedded Systems for Electric Mobility ecocity emotion 24-25 th September 2014, Erlangen, Germany Low Power Consideration in Transceiver Design for Internet of
More informationA Random and Systematic Jitter Suppressed DLL-Based Clock Generator with Effective Negative Feedback Loop
A Random and Systematic Jitter Suppressed DLL-Based Clock Generator with Effective Negative Feedback Loop Seong-Jin An 1 and Young-Shig Choi 2 Department of Electronic Engineering, Pukyong National University
More informationLow Phase Noise CMOS Ring Oscillator VCOs for Frequency Synthesis
Low Phase Noise CMOS Ring Oscillator VCOs for Frequency Synthesis July 27, 1998 Rafael J. Betancourt Zamora and Thomas H. Lee Stanford Microwave Integrated Circuits Laboratory jeihgfdcbabakl Paul G. Allen
More informationThe Case for Oversampling
EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationCHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC
138 CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC 6.1 INTRODUCTION The Clock generator is a circuit that produces the timing or the clock signal for the operation in sequential circuits. The circuit
More informationPackage and Pin Assignment SSOP-6 (0.64mm pitch) OSCIN OSCOUT TXEN 3 VSS 4 TXOUT 5 VSS 6 7 MODIN 8 HiMARK SW DO RES RESB VREFP VSS Symbol
Low Power ASK Transmitter IC HiMARK Technology, Inc. reserves the right to change the product described in this datasheet. All information contained in this datasheet is subject to change without prior
More informationA 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique
Matsuzawa Lab. Matsuzawa & Okada Lab. Tokyo Institute of Technology A 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique Kento Kimura, Kenichi Okada and Akira Matsuzawa (WE2C-2) Matsuzawa &
More information6.976 High Speed Communication Circuits and Systems Lecture 16 Noise in Integer-N Frequency Synthesizers
6.976 High Speed Communication Circuits and Systems Lecture 16 in Integer-N Frequency Synthesizers Michael Perrott Massachusetts Institute o Technology Copyright 23 by Michael H. Perrott Frequency Synthesizer
More informationArchitectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters
0 Architectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters F. Maloberti University of Pavia - Italy franco.maloberti@unipv.it 1 Introduction Summary Sigma-Delta
More information<180 fs RMS Jitter 24-bit Step Size, Resolution 3 Hz typ Exact Frequency Mode Built in Digital Self Test 40 Lead 6x6 mm SMT Package: 36 mm 2
Features RF Bandwidth: Maximum Phase Detector Rate 1 MHz Ultra Low Phase Noise -11 dbc/hz in Band Typ. Figure of Merit (FOM) -227 dbc/hz Typical Applications Cellular/4G, WiMax Infrastructure Repeaters
More informationFabricate a 2.4-GHz fractional-n synthesizer
University of Malaya From the SelectedWorks of Professor Mahmoud Moghavvemi Summer June, 2013 Fabricate a 2.4-GHz fractional-n synthesizer H Ameri Mahmoud Moghavvemi, University of Malaya a Attaran Available
More informationNEW WIRELESS applications are emerging where
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 4, APRIL 2004 709 A Multiply-by-3 Coupled-Ring Oscillator for Low-Power Frequency Synthesis Shwetabh Verma, Member, IEEE, Junfeng Xu, and Thomas H. Lee,
More information24-bit Step Size, Resolution 3 Hz typ Exact Frequency Mode Built-in Digital Self Test 40 Lead 6x6 mm SMT Package: 36 mm 2. Phased Array Applications
Features Tri-band RF Bandwidth: Ultra Low Phase Noise -105 dbc/hz in Band Typ. Figure of Merit (FOM) -227 dbc/hz < 180 fs RMS Jitter 24-bit Step Size, Resolution 3 Hz typ Exact Frequency Mode Built-in
More informationA 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS
A 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS Diary R. Sulaiman e-mail: diariy@gmail.com Salahaddin University, Engineering College, Electrical Engineering Department Erbil, Iraq Key
More informationSummary Last Lecture
EE47 Lecture 5 Pipelined ADCs (continued) How many bits per stage? Algorithmic ADCs utilizing pipeline structure Advanced background calibration techniques Oversampled ADCs Why oversampling? Pulse-count
More informationLow Power Phase Locked Loop Design with Minimum Jitter
Low Power Phase Locked Loop Design with Minimum Jitter Krishna B. Makwana, Prof. Naresh Patel PG Student (VLSI Technology), Dept. of ECE, Vishwakarma Engineering College, Chandkheda, Gujarat, India Assistant
More information