A 60-GHz Digitally-Controlled Phase Modulator with Phase Error Calibration
|
|
|
- Donna Hillary Warren
- 5 years ago
- Views:
Transcription
1 IEICE Society Conference A 60-GHz Digitally-Controlled Phase Modulator with Phase Error Calibration Rui WU, Ning Li, Kenichi Okada, and Akira Tokyo Institute of Technology
2 Background 1 9-GHz unlicensed bandwidth Several Gbps wireless communication e.g. IEEE c QPSK 3.5 Gbps/ch 16QAM 7 Gbps/ch [1]
3 Conventional 60-GHz Transmitter Direct-conversion architecture Small area Low power consumption Free of imagine frequency issue 2
4 Cartesian Modulator Issues(1/2) 3 I/Q phase mismatch Lerr EVM(%) = 100% L ref For θ=10 Phase error = Q θ L err L ref 1 I EVM(%) 12.7% QPSK Constellation
5 Cartesian Modulator Issues(2/2) 4 I/Q gain mismatch Lerr EVM(%) = 100% L ref Q δ 1 L err For 20log 10 δ = 1 db Phase error 3 EVM(%) 8.6% L ref 1 I QPSK Constellation
6 Proposed Phase Modulator 5 From Mixer Control Bit & Memory Digital Logic ADC Amplitude Detector 60-GHz LO 0 ~180 Passive Phase Shifter VGA Phase Inverter 0 or180 Output To ADC This work
7 Phase Calibration Principle (1/2) Mixer Phase shifted LO signal LO signal A 1 cosω 0 t A 2 cos(ω 0 t+φ) DC output kcosφ kcosφ k 6 π 2π 3π φ -k Error phase Desire phase
8 Phase Calibration Principle (2/2) 7 Insensitivity to the phase shift of mixer. P=kcos(φ+ θ) Phase 1: φ 1 + θ =arccos(p 1 /k) Phase 2: φ 2 + θ =arccos(p 2 /k) Phase 2-Phase 1: φ 2 -φ 1 =arccos(p 2 /k)- arccos(p 1 /k)
9 Varactor-Loaded TL 8 ϕ = tan 1 Y 2 C XL 2YC X 2(1 Y X ) C L L where Y 1 = ω 2 C + ( CP C var ) Z n Z 0 C var Z 0 Z 0 C var C var X L = ωl Z 0 S L S C P C var [2] F. Ellinger et. al, TMTT 2003.
10 Phase Shifter Architecture 9 V nbit V 1bit V 2bit V 3bit V 4bit V cal_bits 11.25º 22.5º 45º 90º ±3º&±5º
11 Phase Shifter Sim. Result 10 Output Absolute Phase (º) Frequency (GHz)
12 Phase Shifter Sim. Result 11 Output Absolute Phase (º) Nominal 45º Nominal 0º Calibrated 45º Nominal Calibration Frequency (GHz)
13 Conclusion 12 The phase accuracy of the modulator will be greatly improved over PVT variations by using the proposed technique.
14 13 Thank you for your attention!
15 Phase Shifter Loss Variation 14 S21 (db) Freq. (GHz)
16 Loss Variation Issue 15 Calibration error Mixer output DC voltage k 1 k 2 Desire output π Error output 2π k 1 cosφ 3π φ k 2 cosφ
17 Transmission Line Loss 16 S21 (db/mm) Freq. (GHz)
18 Varactor Quality Factor 17 Quality Factor Vctrl (V) Capacitance (ff) Attenuation Constant: α 1 Q 2 [3] A. S. Nagra et. al, TMTT 1999.
19 Loss from Varactor 18 α = where cos (2πf) 2rQ s 2 ( β) = 1 ( 2πf ) L S 1 cos ( β) 2 2LS ( CP+ C 2 var ) L S C P r s C var [3]A. S. Nagra et. al, TMTT 1999.
20 Variable Gain Amplifier (Sim.) 19 S21 (db) Freq. (GHz)
21 IEEE c 20 High Speed Interface Mode Data rate EVM (db) EVM (%) Up to 1.5Gb/s -7 45% 2.1Gb/s to 2.7 Gb/s % 2.8 Gb/s to 5.3 Gb/s -21 9% Above 5.4 Gb/s -23 7%
22 Performance Comparison GHz [4] [5] [6] This work (Aim) EVM 9.5% 6% 12% 6% Modulation π/4 DQPSK QPSK QPSK QPSK Bandwidth 20 MHz 20 MHz 1 MHz 1.7 GHz Topology Modified Gilbert-cell Sub-harmonic Gilbert-cell Fundamental Reflection-type Direct Phase Shifting Process CMOS CMOS GaAs HBT CMOS [4] J.-H. Tsai, TMTT [5] J.-H. Tsai et. al, TMTT [6] H.-Y. Chang, TMTT 2004.
23 Direct Phase Modulation 22 EVM Lerr (%) = 100% L ref 1 L err L ref Phase error = 3 1 EVM(%) 5.2% QPSK Constellation
24 Power Consumption 23 Phase shifter Phase inverter Mixer + Amplitude detector This work 0 mw 11.5 mw 7.7 mw
25 Conventional 60-GHz Transmitter 24 Pros Small area Low power consumption Free of imagine frequency issue Cons High linearity PA is required Low Power Added Efficiency (PAE) High performance 60-GHz Q-PLL is needed Direct-Conversion Architecture
26 Proposed Polar Tx Block Diagram 25 This work PAE can be improved for a wide output power range Gate injection is suitable for wideband (several GHz) AM signal
27 Design Considerations for Blocks 26 Blocks (state) PA (designing) VGA (designing) Phase Modulator (designing) Synchronization Block (unsolved) Design Considerations Capable for wideband AM injection High peak PAE (> 15%) Saturation output power > 10 dbm Gain tuning range of 5dB~10dB Small phase shift variation with gain tuning Broadband characteristic for all ports Phase calibration capability Compensation for the delay difference between AM and PM signals
28 Phase Shifter S11 and S22 27
A Digitally-Calibrated 20-Gb/s 60-GHz Direct-Conversion Transceiver in 65-nm CMOS
A Digitally-Calibrated 20-Gb/s 60-GHz Direct-Conversion Transceiver in 65-nm CMOS Seitaro Kawai, Ryo Minami, Yuki Tsukui, Yasuaki Takeuchi, Hiroki Asada, Ahmed Musa, Rui Murakami, Takahiro Sato, Qinghong
A 60GHz CMOS Power Amplifier Using Varactor Cross-Coupling Neutralization with Adaptive Bias
A 6GHz CMOS Power Amplifier Using Varactor Cross-Coupling Neutralization with Adaptive Bias Ryo Minami,Kota Matsushita, Hiroki Asada, Kenichi Okada,and Akira Tokyo Institute of Technology, Japan Outline
Design of low-loss 60 GHz integrated antenna switch in 65 nm CMOS
LETTER IEICE Electronics Express, Vol.15, No.7, 1 10 Design of low-loss 60 GHz integrated antenna switch in 65 nm CMOS Korkut Kaan Tokgoz a), Seitaro Kawai, Kenichi Okada, and Akira Matsuzawa Department
A 0.7 V-to-1.0 V 10.1 dbm-to-13.2 dbm 60-GHz Power Amplifier Using Digitally- Assisted LDO Considering HCI Issues
A 0.7 V-to-1.0 V 10.1 dbm-to-13.2 dbm 60-GHz Power Amplifier Using Digitally- Assisted LDO Considering HCI Issues Rui Wu, Yuuki Tsukui, Ryo Minami, Kenichi Okada, and Akira Matsuzawa Tokyo Institute of
Technology Trend of Ultra-High Data Rate Wireless CMOS Transceivers
2017.07.03 Technology Trend of Ultra-High Data Rate Wireless CMOS Transceivers Akira Matsuzawa and Kenichi Okada Tokyo Institute of Technology Contents 1 Demand for high speed data transfer Developed high
A 60GHz Sub-Sampling PLL Using A Dual-Step-Mixing ILFD
A 60GHz Sub-Sampling PLL Using A Dual-Step-Mixing ILFD Teerachot Siriburanon, Tomohiro Ueno, Kento Kimura, Satoshi Kondo, Wei Deng, Kenichi Okada, and Akira Matsuzawa Tokyo Institute of Technology, Japan
Dual-Frequency GNSS Front-End ASIC Design
Dual-Frequency GNSS Front-End ASIC Design Ed. 01 15/06/11 In the last years Acorde has been involved in the design of ASIC prototypes for several EU-funded projects in the fields of FM-UWB communications
SiGe PLL design at 28 GHz
SiGe PLL design at 28 GHz 2015-09-23 Tobias Tired Electrical and Information Technology Lund University May 14, 2012 Waqas Ahmad (Lund University) Presentation outline E-band wireless backhaul Beam forming
Design of mm-wave Injection Locking Power Amplifier. Student: Jiafu Lin Supervisor: Asst. Prof. Boon Chirn Chye
Design of mm-wave Injection Locking Power Amplifier Student: Jiafu Lin Supervisor: Asst. Prof. Boon Chirn Chye 1 Design Review Ref. Process Topology VDD (V) RFIC 2008[1] JSSC 2007[2] JSSC 2009[3] JSSC
Passive Device Characterization for 60-GHz CMOS Power Amplifiers
Passive Device Characterization for 60-GHz CMOS Power Amplifiers Kenichi Okada, Kota Matsushita, Naoki Takayama, Shogo Ito, Ning Li, and Akira Tokyo Institute of Technology, Japan 2009/4/20 Motivation
ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2
ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2 20.2 A Digitally Calibrated 5.15-5.825GHz Transceiver for 802.11a Wireless LANs in 0.18µm CMOS I. Bouras 1, S. Bouras 1, T. Georgantas
Keysight Technologies
Keysight Technologies Generating Signals Basic CW signal Block diagram Applications Analog Modulation Types of analog modulation Block diagram Applications Digital Modulation Overview of IQ modulation
Radio Research Directions. Behzad Razavi Communication Circuits Laboratory Electrical Engineering Department University of California, Los Angeles
Radio Research Directions Behzad Razavi Communication Circuits Laboratory Electrical Engineering Department University of California, Los Angeles Outline Introduction Millimeter-Wave Transceivers - Applications
A 64-QAM 60GHz CMOS Transceiver with 4-Channel Bonding
A 64-QAM 6GHz CMOS Transceiver with 4-Channel Bonding Kenichi Okada, Ryo Minami, Yuuki Tsukui, Seitaro Kawai, Yuuki Seo, Shinji Sato, Satoshi Kondo, Tomohiro Ueno, Yasuaki Takeuchi, Tatsuya Yamaguchi,
A Three-Stage 60GHz CMOS LNA Using Dual Noise-Matching Technique for 5dB NF
A Three-Stage 60GHz CMOS LNA Using Dual Noise-Matching Technique for 5dB NF Ning Li 1, Kenichi Okada 1, Toshihide Suzuki 2, Tatsuya Hirose 2 and Akira 1 1. Tokyo Institute of Technology, Japan 2. Advanced
95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS
95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS Ekaterina Laskin, Mehdi Khanpour, Ricardo Aroca, Keith W. Tang, Patrice Garcia 1, Sorin P. Voinigescu University
Insights Into Circuits for Frequency Synthesis at mm-waves Andrea Mazzanti Università di Pavia, Italy
RFIC2014, Tampa Bay June 1-3, 2014 Insights Into Circuits for Frequency Synthesis at mm-waves Andrea Mazzanti Università di Pavia, Italy High data rate wireless networks MAN / LAN PAN ~7GHz of unlicensed
A Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications
A Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications Teerachot Siriburanon, Wei Deng, Ahmed Musa, Kenichi Okada, and Akira Matsuzawa Tokyo Institute
mm-wave Transceiver Challenges for the 5G and 60GHz Standards Prof. Emanuel Cohen Technion
mm-wave Transceiver Challenges for the 5G and 60GHz Standards Prof. Emanuel Cohen Technion November 11, 11, 2015 2015 1 mm-wave advantage Why is mm-wave interesting now? Available Spectrum 7 GHz of virtually
An HCI-Healing 60GHz CMOS Transceiver
An HCI-Healing 60GHz CMOS Transceiver Rui Wu, Seitaro Kawai, Yuuki Seo, Kento Kimura, Shinji Sato, Satoshi Kondo, Tomohiro Ueno, Nurul Fajri, Shoutarou Maki, Noriaki Nagashima, Yasuaki Takeuchi, Tatsuya
A 60GHz Transceiver RF Front-End
TAMU ECEN625 FINAL PROJECT REPORT 1 A 60GHz Transceiver RF Front-End Xiangyong Zhou, UIN 421002457, Qiaochu Yang, UIN 221007758, Abstract This final report presents a 60GHz two-step conversion heterodyne
65-GHz Receiver in SiGe BiCMOS Using Monolithic Inductors and Transformers
65-GHz Receiver in SiGe BiCMOS Using Monolithic Inductors and Transformers Michael Gordon, Terry Yao, Sorin P. Voinigescu University of Toronto March 10 2006, UBC, Vancouver Outline Motivation mm-wave
ECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN60: Network Theory Broadband Circuit Design Fall 014 Lecture 13: Frequency Synthesizer Examples Sam Palermo Analog & Mixed-Signal Center Texas A&M University Agenda Frequency Synthesizer Examples Design
A SWITCHED-CAPACITOR POWER AMPLIFIER FOR EER/POLAR TRANSMITTERS
A SWITCHED-CAPACITOR POWER AMPLIFIER FOR EER/POLAR TRANSMITTERS Sang-Min Yoo, Jeffrey Walling, Eum Chan Woo, David Allstot University of Washington, Seattle, WA Submission Highlight A fully-integrated
SiNANO-NEREID Workshop:
SiNANO-NEREID Workshop: Towards a new NanoElectronics Roadmap for Europe Leuven, September 11 th, 2017 WP3/Task 3.2 Connectivity RF and mmw Design Outline Connectivity, what connectivity? High data rates
A 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique
Matsuzawa Lab. Matsuzawa & Okada Lab. Tokyo Institute of Technology A 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique Kento Kimura, Kenichi Okada and Akira Matsuzawa (WE2C-2) Matsuzawa &
High Data Rate 60 GHz CMOS Transceiver Design
High Data Rate 6 GHz CMOS Transceiver Design Akira Matsuzawa Department of Physical Electronics Graduate School of Science and Electronics Tokyo Institute of Technology, O-okayama, Meguro-ku, Tokyo, 152-8552,
A 1.9GHz Single-Chip CMOS PHS Cellphone
A 1.9GHz Single-Chip CMOS PHS Cellphone IEEE JSSC, Vol. 41, No.12, December 2006 William Si, Srenik Mehta, Hirad Samavati, Manolis Terrovitis, Michael Mack, Keith Onodera, Steve Jen, Susan Luschas, Justin
RF/IF Terminology and Specs
RF/IF Terminology and Specs Contributors: Brad Brannon John Greichen Leo McHugh Eamon Nash Eberhard Brunner 1 Terminology LNA - Low-Noise Amplifier. A specialized amplifier to boost the very small received
Receiver Architecture
Receiver Architecture Receiver basics Channel selection why not at RF? BPF first or LNA first? Direct digitization of RF signal Receiver architectures Sub-sampling receiver noise problem Heterodyne receiver
A 2.4GHz Fully Integrated CMOS Power Amplifier Using Capacitive Cross-Coupling
A 2.4GHz Fully Integrated CMOS Power Amplifier Using Capacitive Cross-Coupling JeeYoung Hong, Daisuke Imanishi, Kenichi Okada, and Akira Tokyo Institute of Technology, Japan Contents 1 Introduction PA
ISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5
20.5 An Ultra-Low Power 2.4GHz RF Transceiver for Wireless Sensor Networks in 0.13µm CMOS with 400mV Supply and an Integrated Passive RX Front-End Ben W. Cook, Axel D. Berny, Alyosha Molnar, Steven Lanzisera,
Challenges in Designing CMOS Wireless System-on-a-chip
Challenges in Designing CMOS Wireless System-on-a-chip David Su Atheros Communications Santa Clara, California IEEE Fort Collins, March 2008 Introduction Outline Analog/RF: CMOS Transceiver Building Blocks
To learn fundamentals of high speed I/O link equalization techniques.
1 ECEN 720 High-Speed Links: Circuits and Systems Lab5 Equalization Circuits Objective To learn fundamentals of high speed I/O link equalization techniques. Introduction An ideal cable could propagate
Lecture 12. Carrier Phase Synchronization. EE4900/EE6720 Digital Communications
EE49/EE6720: Digital Communications 1 Lecture 12 Carrier Phase Synchronization Block Diagrams of Communication System Digital Communication System 2 Informatio n (sound, video, text, data, ) Transducer
Frequency Synthesizers for RF Transceivers. Domine Leenaerts Philips Research Labs.
Frequency Synthesizers for RF Transceivers Domine Leenaerts Philips Research Labs. Purpose Overview of synthesizer architectures for RF transceivers Discuss the most challenging RF building blocks Technology
ECE1352. Term Paper Low Voltage Phase-Locked Loop Design Technique
ECE1352 Term Paper Low Voltage Phase-Locked Loop Design Technique Name: Eric Hu Student Number: 982123400 Date: Nov. 14, 2002 Table of Contents Abstract pg. 04 Chapter 1 Introduction.. pg. 04 Chapter 2
ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5
ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5 20.5 A 2.4GHz CMOS Transceiver and Baseband Processor Chipset for 802.11b Wireless LAN Application George Chien, Weishi Feng, Yungping
General configuration
Transmitter General configuration In some cases the modulator operates directly at the transmission frequency (no up conversion required) In digital transmitters, the information is represented by the
Radio-Frequency Conversion and Synthesis (for a 115mW GPS Receiver)
Radio-Frequency Conversion and Synthesis (for a 115mW GPS Receiver) Arvin Shahani Stanford University Overview GPS Overview Frequency Conversion Frequency Synthesis Conclusion GPS Overview: Signal Structure
60 GHz RX. Waveguide Receiver Module. Features. Applications. Data Sheet V60RXWG3. VubIQ, Inc
GHz RX VRXWG Features Complete millimeter wave receiver WR-, UG-8/U flange Operates in the to GHz unlicensed band db noise figure Up to.8 GHz modulation bandwidth I/Q analog baseband interface Integrated
Mixer. General Considerations V RF VLO. Noise. nonlinear, R ON
007/Nov/7 Mixer General Considerations LO S M F F LO L Noise ( a) nonlinearity (b) Figure 6.5 (a) Simple switch used as mixer (b) implementation of switch with an NMOS device. espect to espect to It is
Full Duplex CMOS Transceiver with On-Chip Self-Interference Cancelation. Seyyed Amir Ayati
Full Duplex CMOS Transceiver with On-Chip Self-Interference Cancelation by Seyyed Amir Ayati A Dissertation Presented in Partial Fulfillment of the Requirements for the Degree Doctor of Philosophy Approved
A 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation over 42MHz Bandwidth
A 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation Tong Zhang, Ali Najafi, Chenxin Su, Jacques C. Rudell University of Washington, Seattle Feb. 8, 2017 International
Today s mobile devices
PAGE 1 NOVEMBER 2013 Highly Integrated, High Performance Microwave Radio IC Chipsets cover 6-42 GHz Bands Complete Upconversion & Downconversion Chipsets for Microwave Point-to-Point Outdoor Units (ODUs)
60 GHz TX. Waveguide Transmitter Module. Data Sheet Features V60TXWG3. Applications. VubIQ, Inc
Features Complete millimeter wave transmitter WR-, UG-8/U flange Operates in the to GHz unlicensed band dbm typical output power Up to.8 GHz modulation bandwidth I/Q analog baseband interface On chip synthesizer
60 GHz Receiver (Rx) Waveguide Module
The PEM is a highly integrated millimeter wave receiver that covers the GHz global unlicensed spectrum allocations packaged in a standard waveguide module. Receiver architecture is a double conversion,
Lecture 15: Introduction to Mixers
EECS 142 Lecture 15: Introduction to Mixers Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California, Berkeley EECS 142 Lecture
Low-Noise Amplifiers
007/Oct 4, 31 1 General Considerations Noise Figure Low-Noise Amplifiers Table 6.1 Typical LNA characteristics in heterodyne systems. NF IIP 3 db 10 dbm Gain 15 db Input and Output Impedance 50 Ω Input
Wireless Communication Systems Laboratory Lab #3: Introduction to wireless front-end
Objective Wireless Communication Systems Laboratory Lab #3: Introduction to wireless front-end The objective of this experiment is to study hardware components which are commonly used in most of the wireless
A CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5 GHz Wireless LAN Receiver. Hamid Rategh
A CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5 GHz Wireless LAN Receiver Hamid Rategh Center for Integrated Systems Stanford University OUTLINE Motivation Introduction
mmw to THz ultra high data rate radio access technologies
mmw to THz ultra high data rate radio access technologies Dr. Laurent HERAULT VP Europe, CEA LETI Pierre Vincent Head of RF IC design Lab, CEA LETI Outline mmw communication use cases and standards mmw
5.5: A 3.2 to 4GHz, 0.25µm CMOS Frequency Synthesizer for IEEE a/b/g WLAN
5.5: A 3.2 to 4GHz, 0.25µm CMOS Frequency Synthesizer for IEEE 802.11a/b/g WLAN Manolis Terrovitis, Michael Mack, Kalwant Singh, and Masoud Zargari 1 Atheros Communications, Sunnyvale, California 1 Atheros
Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design
Chapter 6 Case Study: 2.4-GHz Direct Conversion Receiver The chapter presents a 0.25-µm CMOS receiver front-end designed for 2.4-GHz direct conversion RF transceiver and demonstrates the necessity and
Taheri: A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop
Engineering, Technology & Applied Science Research Vol. 7, No. 2, 2017, 1473-1477 1473 A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop Hamidreza Esmaeili Taheri Department of Electronics
5.4: A 5GHz CMOS Transceiver for IEEE a Wireless LAN
5.4: A 5GHz CMOS Transceiver for IEEE 802.11a Wireless LAN David Su, Masoud Zargari, Patrick Yue, Shahriar Rabii, David Weber, Brian Kaczynski, Srenik Mehta, Kalwant Singh, Sunetra Mendis, and Bruce Wooley
Wireless Communication Systems Lab-Manual-3 Introduction to Wireless Front End. Objective
Wireless Communication Systems Lab-Manual-3 Introduction to Wireless Front End Objective The objective of this experiment is to study hardware components which are commonly used in most of the wireless
57-65GHz CMOS Power Amplifier Using Transformer-Coupling and Artificial Dielectric for Compact Design
57-65GHz CMOS Power Amplifier Using Transformer-Coupling and Artificial Dielectric for Compact Design Tim LaRocca, and Frank Chang PA Symposium 1/20/09 Overview Introduction Design Overview Differential
20 GHz Low Power QVCO and De-skew Techniques in 0.13µm Digital CMOS. Masum Hossain & Tony Chan Carusone University of Toronto
20 GHz Low Power QVCO and De-skew Techniques in 0.13µm Digital CMOS Masum Hossain & Tony Chan Carusone University of Toronto masum@eecg.utoronto.ca Motivation Data Rx3 Rx2 D-FF D-FF Rx1 D-FF Clock Clock
Effects of Mismatch on CMOS Monolithic Mixers Image Rejection
Effects of Mismatch on CMOS Monolithic Mixers Image Rejection Fernando Azevedo, M. João Rosário, J. Costa Freire Instituto Superior de Engenharia de Lisboa, Instituto Superior Técnico,,3 Instituto de Telecomunicações,
An All CMOS, 2.4 GHz, Fully Adaptive, Scalable, Frequency Hopped Transceiver
An All CMOS, 2.4 GHz, Fully Adaptive, Scalable, Frequency Hopped Transceiver Farbod Behbahani John Leete Alexandre Kral Shahrzad Tadjpour Karapet Khanoyan Paul J. Chang Hooman Darabi Maryam Rofougaran
3. IEEE WPAN
LITERATURE SURVEY 1. A Single-Chip 2.4GHz Low-Power CMOS Receiver and Transmitter for WPAN Applications In this paper A single chip 2.4GHz low power CMOS receiver and transmitter for WPAN applications
Analog and RF circuit techniques in nanometer CMOS
Analog and RF circuit techniques in nanometer CMOS Bram Nauta University of Twente The Netherlands http://icd.ewi.utwente.nl b.nauta@utwente.nl UNIVERSITY OF TWENTE. Outline Introduction Balun-LNA-Mixer
2.4 GHz Front-End Module SST12LF01
FEATURES: Gain: Typically 12 db gain across 2.4 2.5 GHz for Receiver (RX) chain. Typically 29 db gain across 2.4 2.5 GHz over temperature C to +8 C for Transmitter (TX) chain. Low-Noise Figure Typical
DESIGN AND SIMULATION OF A GaAs HBT POWER AMPLIFIER FOR WIDEBAND CDMA WIRELESS SYSTEM
M. S. Alam, O. Farooq, and Izharuddin and G. A. Armstrong DESIGN AND SIMULATION OF A GaAs HBT POWER AMPLIFIER FOR WIDEBAND CDMA WIRELESS SYSTEM M. S. Alam, O. Farooq, Izharuddin Department of Electronics
Test Structures for Millimeter- Wave CMOS Circuit Design
Test Structures for Millimeter- Wave CMOS Circuit Design Kenichi Okada Tokyo Institute of Technology, Japan 2010/03/22 Outline 1 Motivation Issues for mmw CMOS Circuits Device Characterization De-embedding
Research and Development Activities in RF and Analog IC Design. RFIC Building Blocks. Single-Chip Transceiver Systems (I) Howard Luong
Research and Development Activities in RF and Analog IC Design Howard Luong Analog Research Laboratory Department of Electrical and Electronic Engineering Hong Kong University of Science and Technology
Project: IEEE P Working Group for Wireless Personal Area Networks (WPANs)
Project: IEEE P802.15 Working Group for Wireless Personal Area Networks (WPANs) Title: Feasibility test of THz channel for high-speed wireless link Date Submitted: 12 Nov 2013 Source: Jae-Young Kim, Ho-Jin
Reflection EVM Impairments in Wideband 60GHz and E band designs
Reflection EVM Impairments in Wideband 60GHz and E band designs Dror Regev About Presto Engineering Leader in Integrated Test & Product Engineering and Back-end Production services Service hubs in USA,
A 3 8 GHz Broadband Low Power Mixer
PIERS ONLINE, VOL. 4, NO. 3, 8 361 A 3 8 GHz Broadband Low Power Mixer Chih-Hau Chen and Christina F. Jou Institute of Communication Engineering, National Chiao Tung University, Hsinchu, Taiwan Abstract
Added Phase Noise measurement for EMBRACE LO distribution system
Added Phase Noise measurement for EMBRACE LO distribution system G. Bianchi 1, S. Mariotti 1, J. Morawietz 2 1 INAF-IRA (I), 2 ASTRON (NL) 1. Introduction Embrace is a system composed by 150 receivers,
Fiber-fed wireless systems based on remote up-conversion techniques
2008 Radio and Wireless Symposium incorporating WAMICON 22 24 January 2008, Orlando, FL. Fiber-fed wireless systems based on remote up-conversion techniques Jae-Young Kim and Woo-Young Choi Dept. of Electrical
Low voltage LNA, mixer and VCO 1GHz
DESCRIPTION The is a combined RF amplifier, VCO with tracking bandpass filter and mixer designed for high-performance low-power communication systems from 800-1200MHz. The low-noise preamplifier has a
60 GHz Transmitter (Tx) Waveguide Module
The is a highly integrated millimeter wave transmitter that covers the 60 GHz global unlicensed spectrum allocations packaged in a standard waveguide module. Transmitter architecture is a double conversion,
A 1.6-to-3.2/4.8 GHz Dual Modulus Injection-Locked Frequency Multiplier in
RTU1D-2 LAICS A 1.6-to-3.2/4.8 GHz Dual Modulus Injection-Locked Frequency Multiplier in 0.18µm CMOS L. Zhang, D. Karasiewicz, B. Ciftcioglu and H. Wu Laboratory for Advanced Integrated Circuits and Systems
Proposing. An Interpolated Pipeline ADC
Proposing An Interpolated Pipeline ADC Akira Matsuzawa Tokyo Institute of Technology, Japan Matsuzawa & Okada Lab. Background 38GHz long range mm-wave system Role of long range mm-wave Current Optical
The Doherty Power Amplifier 1936 to the Present Day
TH1-E1 The Doherty Power Amplifier 1936 to the Present Day Ray Pengelly, Prism Consulting NC, LLC Hillsborough, NC 27278 USA 1 Summary Early History Broadcast Transmitters Handset Transmitters Cellular
Impact of mm-wave Range and Large Bandwidth on RF System Design. R&S Taiwan Feiyu Chen
Impact of mm-wave Range and Large Bandwidth on RF System Design R&S Taiwan Feiyu Chen Simplified RF Architecture ı ITU Band 11 (Extremely High Frequency) 30 to 300 GHz ı Wavelength range 1 to 10 mm Digital
Technical Article A DIRECT QUADRATURE MODULATOR IC FOR 0.9 TO 2.5 GHZ WIRELESS SYSTEMS
Introduction As wireless system designs have moved from carrier frequencies at approximately 9 MHz to wider bandwidth applications like Personal Communication System (PCS) phones at 1.8 GHz and wireless
QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 678A 40MHZ TO 900MHZ DIRECT CONVERSION QUADRATURE DEMODULATOR
DESCRIPTION QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 678A LT5517 Demonstration circuit 678A is a 40MHz to 900MHz Direct Conversion Quadrature Demodulator featuring the LT5517. The LT 5517 is a direct
Effects to develop a high-performance millimeter-wave radar with RF CMOS technology
Effects to develop a high-performance millimeter-wave radar with RF CMOS technology Yasuyoshi OKITA Kiyokazu SUGAI Kazuaki HAMADA Yoji OHASHI Tetsuo SEKI High Resolution Angle-widening Abstract We are
ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9
ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9 11.9 A Single-Chip Linear CMOS Power Amplifier for 2.4 GHz WLAN Jongchan Kang 1, Ali Hajimiri 2, Bumman Kim 1 1 Pohang University of Science
DESCRIPTION OF THE OPERATION AND CALIBRATION OF THE MILLIMETER I/Q PHASE BRIDGE-INTERFEROMETER
DESCRIPTION OF THE OPERATION AND CALIBRATION OF THE MILLIMETER I/Q PHASE BRIDGE-INTERFEROMETER Overview of Interferometer Operation The block diagram of the I/Q Phase Bridge-Interferometer is shown below
TETRA Tx Test Solution
Product Introduction TETRA Tx Test Solution Signal Analyzer Reference Specifications ETSI EN 300 394-1 V3.3.1(2015-04) / Part1: Radio ETSI TS 100 392-2 V3.6.1(2013-05) / Part2: Air Interface May. 2016
Even as fourth-generation (4G) cellular. Wideband Millimeter Wave Test Bed for 60 GHz Power Amplifier Digital Predistortion.
Wideband Millimeter Wave Test Bed for 60 GHz Power Amplifier Digital Predistortion Stephen J. Kovacic, Foad Arfarei Maleksadeh, Hassan Sarbishaei Skyworks Solutions, Woburn, Mass. Mike Millhaem, Michel
A GHz MICROWAVE UP CONVERSION MIXERS USING THE CONCEPTS OF DISTRIBUTED AND DOUBLE BALANCED MIXING FOR OBTAINING LO AND RF (LSB) REJECTION
A 2-40 GHz MICROWAVE UP CONVERSION MIXERS USING THE CONCEPTS OF DISTRIBUTED AND DOUBLE BALANCED MIXING FOR OBTAINING LO AND RF (LSB) REJECTION M. Mehdi, C. Rumelhard, J. L. Polleux, B. Lefebvre* ESYCOM
Digital-Centric RF-CMOS technology
1 Digital-Centric RF-CMOS technology Akira Department of Physical Electronics Tokyo Institute of Technology Contents 2 Digital-centric CMOS tuner technology Conventional AM/FM tuner Analog-centric CMOS
EECS 242: Receiver Architectures
: Receiver Architectures Outline Complex baseband equivalent of a bandpass signal Double-conversion single-quadrature (Superheterodyne) Direct-conversion (Single-conversion single-quad, homodyne, zero-)
Project: IEEE P Working Group for Wireless Personal Area Networks (WPANs)
Project: IEEE P802.15 Working Group for Wireless Personal Area Networks (WPANs) Title: 30-Gbps-class terahertz transmission using optical sub-harmonic IQ mixer for backhaul/fronthaul directly connected
CMOS RFIC Design for Direct Conversion Receivers. Zhaofeng ZHANG Supervisor: Dr. Jack Lau
CMOS RFIC Design for Direct Conversion Receivers Zhaofeng ZHANG Supervisor: Dr. Jack Lau Outline of Presentation Background Introduction Thesis Contributions Design Issues and Solutions A Direct Conversion
RF transmitter with Cartesian feedback
UNIVERSITY OF MICHIGAN EECS 522 FINAL PROJECT: RF TRANSMITTER WITH CARTESIAN FEEDBACK 1 RF transmitter with Cartesian feedback Alexandra Holbel, Fu-Pang Hsu, and Chunyang Zhai, University of Michigan Abstract
CMOS 120 GHz Phase-Locked Loops Based on Two Different VCO Topologies
JOURNAL OF ELECTROMAGNETIC ENGINEERING AND SCIENCE, VOL. 17, NO. 2, 98~104, APR. 2017 http://dx.doi.org/10.5515/jkiees.2017.17.2.98 ISSN 2234-8395 (Online) ISSN 2234-8409 (Print) CMOS 120 GHz Phase-Locked
A method for primary calibration of AM and PM noise measurements
A method for primary calibration of AM and PM noise measurements TimeNav 07 May 31, 2007 Enrico Rubiola FEMTO-ST nstitute, Besançon, France CNRS and Université de Franche Comté Outline ntroduction Power
An Energy Efficient 1 Gb/s, 6-to-10 GHz CMOS IR-UWB Transmitter and Receiver With Embedded On-Chip Antenna
An Energy Efficient 1 Gb/s, 6-to-10 GHz CMOS IR-UWB Transmitter and Receiver With Embedded On-Chip Antenna Zeshan Ahmad, Khaled Al-Ashmouny, Kuo-Ken Huang EECS 522 Analog Integrated Circuits (Winter 09)
A Low Power 900MHz Superheterodyne Compressive Sensing Receiver for Sparse Frequency Signal Detection
A Low Power 900MHz Superheterodyne Compressive Sensing Receiver for Sparse Frequency Signal Detection Hamid Nejati and Mahmood Barangi 4/14/2010 Outline Introduction System level block diagram Compressive
A 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier
A 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier Hyunui Lee, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology, Japan Outline Background Body voltage controlled
Updates on THz Amplifiers and Transceiver Architecture
Updates on THz Amplifiers and Transceiver Architecture Sanggeun Jeon, Young-Chai Ko, Moonil Kim, Jae-Sung Rieh, Jun Heo, Sangheon Pack, and Chulhee Kang School of Electrical Engineering Korea University
From 1 Tbs per Carrier to 1 THz
From 1 Tbs per Carrier to 1 THz Sorin P. Voinigescu ECE Department, University of Toronto European Microwave Conference 1 Outline Introduction Examples of Tbs Wireless and Photonics Systems Segmented Power
TRANSCOM Manufacturing & Education
www.transcomwireless.com 1 G6 Vector Signal Generator Overview G6 Vector Signal Generator is a high performance vector signal generator. It can generate arbitrary wave signal, continuous wave signal, common
A 6-bit active digital phase shifter
A 6-bit active digital phase shifter Alireza Asoodeh a) and Mojtaba Atarodi b) Electrical Engineering Department, Sharif University of Technology, Tehran, Iran a) Alireza asoodeh@yahoo.com b) Atarodi@sharif.edu