New Electronically Tunable Voltage-Mode Lowpass, Highpass, Bandpass Filter Using Simple OTAs
|
|
- Ferdinand Bennett
- 5 years ago
- Views:
Transcription
1 Internatinal Jurnal f Cmputer and Electrical Engineering, l., N. 5, Octber 0 New Electrnically Tunable ltage-mde Lwpass, Highpass, Bandpass Filter Using Simple OTAs Mntree Kumngern Abstract This paper presents a new electrnically tunable vltage-mde universal biquad filter based n simple CMOS peratinal transcnductance amplifiers (OTAs) and grunded capacitrs. The prpsed filter prvides secnd-rder lwpass, bandpass and highpass vltage respnses at a high impedance input terminal, which enable easy cascadability. The circuit enjys realizatin using a lw number f active and passive cmpnents, n requirement with the cmpnent chice cnditins t realize all filtering functins, and lw active and passive sensitivities perfrmance. The perfrmances f the prpsed filter are simulated with PSPICE t cnfirm the presented cnfiguratin. Index Terms vltage-mde filter, electrnically tunable, peratinal transcnscnductance amplifier, CMOS I. INTRODUCTION Operatinal transcnductance amplifiers (OTAs) have exhibited sme advantages in the circuit design, because its transcnductance gain can be varied electrnically which is especially suitable fr analg circuits. The OTA prvides a wide tunable range and pwerful ability t generate varius circuits. Mrever, OTA based circuits require n resistrs and, therefre, are suitable fr integrated circuit (IC) implementatin []. A biquad filter is very useful blck t realize high-rder filters that plays an imprtant rle in the fields f electrnic measurement, cmmunicatin, autmatic cntrl and neural netwrks. Besides, the vltage-mde active filters with high input impedance are f great interest because several cells f this kind can be directly cnnected in cascade t implement higher rder filters []. On the ther hand, the filters using grunded capacitrs are beneficial frm the pint f view f IC implementatin []. In the literature, several vltage-mde biquad filters using OTAs have been prpsed [4]-[]. Cnsidering the number f input and utput prts, these filters can be divided int fur categries: (i) a single-input, single-utput (SISO) type [4]-[6], (ii) a single-input, multiple-utput (SIMO) type [], [7]-[], (iii) a multiple-input, single-utput (MISO) type []-[6], and (vi) a multiple-input, multiple-utput (MIMO) type [7]-[]. Generally, the SISO filters can realize multi-functin utputs by altering the cnnectin way f the circuits [4]-[6], but altering the cnnectin way can nly realize a filtering utput at a time. The MISO and MIMO filters can realize multifunctin utputs simultaneusly []-[], but they need input signal matching. The SIMO filters can simultaneusly realize standard filters, namely lwpass (LP), bandpass (BP) and highpass (HP) filters at a time withut altering the cnnectin way f the circuits and withut input signal matching. This prperty is interested in this paper. In the prpsed vltage-mde OTA-based SIMO filtering circuits, circuit [] cntains fur OTAs and enjys lw active and passive sensitivities, but the filter structure requires capacitr injectin f excitatin signals in the circuit design, s it is nt suitable fr cascade implementatin, and the resulting flating capacitr are nt ideal fr IC implementatin. The circuits [7], [8], [], [] use grunded capacitrs and enjy a high impedance input terminal, but they suffer frm the use f large active cmpnents. The circuits [9], [0] can realize standard filtering, but the circuits require cmpnent-matching cnditin fr realizing all filter respnses and als use tw kinds f active cmpnents (OTA and p-amp [9] and OTA and DDCC [0]). In this paper, a new electrnically tunable vltage-mde universal biquad filter emplying simple CMOS OTAs and grunded capacitrs, which prvides the advantage f electrnic tuning capability and is especially interest frm the IC implementatin pint f view, is prpsed. It invlves nly a kind f active cmpnent. The circuit can realize LP, BP and HP vltage respnses at a high input impedance terminal, which enable easy cascadability. Als, the natural frequency (ω ) and the quality factr (Q) can be set rthgnally by adjusting the circuit cmpnents. In additin, the bandstp (BS) and allpass (AP) respnses can be btained by intercnnectin f relevant utput vltages by using additinal circuits. PSPICE simulatin results are used t verify the perfrmances f the prpsed circuit. Fig.. Circuit symbl f the OTA. Manuscript received July 6, 0; revised September 0, 0. Mntree Kumngern is with Faculty f Engineering, King Mngkut s Institute f Technlgy Ladkrabang, Bangkk 050, Thailand ( kkmntre@kmitl.ac.th). Fig.. The CMOS implementatin f the simple OTA. 649
2 Internatinal Jurnal f Cmputer and Electrical Engineering, l., N. 5, Octber 0 II. CIRCUIT DESCRIPTION The circuit symbl f the OTA is shwn in Fig.. It is assumed an ideal vltage-cntrlled current surce that has infinite input and utput impedances. Its characteristic f ideal OTA can be given by I m ( ) = g () where I is the utput current, g m is the transcnductance gain, and and dente nn-inverting and inverting input vltage, respectively. Fig. shws the CMOS implementatin f the simple OTA. It uses nly fur MOS transistrs and ne current surce. Assuming fur transistrs are perated in saturatin regin, the transcnductance gain g m f this OTA can be calculated as g = μc W/L I () m x ( ) abc where I abc is the bias current, μ is the carrier mbility, C x is the gate xide capacitance per unit area, and W and L are the channel width and length, respectively. Based n the use f simple CMOS OTA, the additin/subtractin vltage signal can be shwn in Fig.. Referring t [4], [5], this circuit may be called a pl circuit. Assume that all the NMOS devices are biased in the saturatin regin with individual wells cnnected t their surces t eliminate the bdy effect, let the transcnductance parameter and the threshld vltage f M thrugh M 4 be equal t K and TH, respectively, I abc =I abc and I abc =I abc are tw current surces, the currents I and I can be given as [4], [5] I Iabc = K( ) ( ) () K Iabc I ( ) ( ) = K (4) K at the equilibrium state [4], [5] = +. (5) Fig. 4. Prpsed vltage-mde biquad filter using OTAs. This circuit perates as a pl [4], [5] in the sense that the currents flwing in and flwing ut are in equilibrium at the utput nde. Therefre, the additin and subtractin peratin fr vltage signals can be perfrmed by the circuit in Fig.. The prpsed vltage-mde universal biquad filter is shwn in Fig. 4. The buffer circuits must be added at the utput terminals f Fig. 4, because the utput impedances f this circuit are nt zer. By rutine circuit analysis, the vltage transfer functin f Fig. 4 can be given by HP s CC = (6) in s CC + scgm + gmg m BP scg m = (7) in s CC + scg m + g mg m LP g mg m = (8) in s CC + scg m + g mg m Thus, the prpsed circuit can realize a nn-inverting HP signal at HP, an inverting BP signal at BP and a nn-inverting LP signal at LP withut requirement critical cmpnent matching cnditins. In this case, the circuit emplys nly 6 MOS transistrs and 4 current surces (fur simple OTAs) and tw grunded capacitrs. Then, the filter structure is a particularly attractive fr IC implementatin because there is n resistr requirement and using nly grunded capacitr. The natural frequency (ω ) and the quality factr (Q) can be given as gmg m ω = (9) gmc Q = (0) CC gmc Letting g m =g m =g m, the parameters ω and Q can be rewritten as LP Additin/Subtractin OTA5 BS Additin/Subtractin OTA7 AP HP OTA6 BP OTA8 Fig. 5. Adder vltage using OTAs. Iabc Iabc Iabc IabcN Fig.. The additin/subtractin circuit using simple OTAs. M M M MN SS Fig. 6. Multiple-utput current surce. 650
3 Internatinal Jurnal f Cmputer and Electrical Engineering, l., N. 5, Octber 0 ω = gm () C C C Q = () C Frm abve equatins, the parameter Q can be set by C and C whereas the parameter ω can be tuned by adjusting the transcnductance g m thrugh the bias currents/vltages f the OTAs withut disturbing Q, hence the name electrnically tunable filter. In additin, by adding nn-inverting LP and nn-inverting HP filter respnses, a BS filter respnse can be easily btained ( BS = LP + HP ). Similarly, an AP filter respnse can be btained by adding with nn-inverting LP, inverting BP and nn-inverting HP filter respnses ( AP = LP + BP + HP ). Typically, vltage-mde additin circuit can be realized by using peratinal amplifiers and attached t resistrs. Hwever, the authr prvides the adder circuit in Fig. 5 fr suitable IC implementatin as ne chice. The adder circuit f Fig. 5 is cmpsed f fur simple CMOS OTAs, as abve already mentined. By using the circuit in Fig. 5, the BS and AP vltage respnses can be btained as BS in AP in s CC + g mg m = () s C C + sc g + g g m m m m m s CC scgm + g mg m = (4) s C C + sc g + g g Therefre, the prpsed vltage-mde universal biquad filter can realize five standard filtering functins by using nly eight simple CMOS OTAs ( MOS transistrs and 8 current surces). Mrever, the input in is cnnected t the high impedance input ndes f the OTA. S, the circuit enjys the advantage f having high input impedance. Nte frm the prpsed filter that it requires n cmpnent-matching cnditin fr realizatin all filter respnses. In fact, the additin/subtractin circuit is requires current-matching cnditin (i.e. I abc =I abc4 ), but this prblem can be easily slved by using multiple-utput current surce. Hwever, the authr prvides the simple multiple-utput current surce in Fig. 6 as ne example. If mre accuracy current mirrr is required, cascde current mirrr r Wilsn current mirrr may be used t replace the simple current mirrr in Fig. 6. III. CIRCUIT ANALYSIS Taking the nn-idealities f the additin/subtractin circuit, the equatin (5) can be rewritten as m = β β + β (5) where β (s)=β =-ε v and ε v ( ε v «) dentes the vltage tracking errr frm terminal t terminal f the k-th additin/subtractin circuit, β (s)=β =-ε v and ε v ( ε v «) dentes the vltage tracking errr frm terminal t terminal f the k-th additin/subtractin circuit, β (s)=β =-ε v and ε v ( ε v «) dentes the vltage tracking errr frm terminal t terminal f the k-th additin/subtractin circuit. Cnsidering the nn-idealities f the OTA, the transcnductance gain g mni can be given that g g miωgi = (i,) (6) s + ω mni = gi where ω gi dentes the first-rder high frequency ple f the OTA i (i=,). Referring t [], the transcnductance gain g mni can be mdified as g mni ( μ s) = g (7) mi where μ i =/ω gi. Using (5) and (7), the denminatr f the nn-ideal biquad can be expressed as ( ) = s ( CC Cg mμβ + gmg mμμ β ) + sgm( Cβ gmμ β gmμβ ) + g mg mβ D s i (8) The nn-ideal natural frequency (ω n ) and the nn-ideal quality factr (Q n ) can be btained as g mg mβ ω n = (9) C + g mμβ g mg mμμ β CC CC C g mμβ + gmg mμμ β CC gmg mβ CC Q = (0) n g mμ β gmμβ Cg mβ Cg mβ Hwever, due t the parasitic effects, the characteristics depart frm the ideal respnse. But the parasitic effects can be made negligible by satisfying the fllwing cnditins: C g m μβ + gmg mμμ β << C C gmμ β gmμβ << C g β m I. SIMULATION RESULTS () The perfrmances f the prpsed filter in Fig. 4 have been verified using PSPICE simulatins. The simple OTA and additin/subtractin circuit in Figs. and were perfrmed with 0.5μm CMOS technlgy prvided by MOSIS. The aspect ratis f the transistrs used are W/L=μm/μm fr the NMOS devices and W/L=40μm/μm fr the PMOS devices. The bias currents are I abc thrugh I abc8 =5μA and the supply vltages are ± [6]. Fr example design, C =C =00pF and I abc =I abc =50μA (g m =77.5μS) are given. This setting has been designed t btain the filter respnses with the natural frequency f f.7khz and the quality factr (Q)=. The simulated respnse f the HP, BP, and LP f the prpsed filter are shwn in Fig. 7. In this figure, the ple frequency f.84khz is btained. The ple frequency is.84khz instead f.7khz wing t the effect described in Sectin 65
4 Internatinal Jurnal f Cmputer and Electrical Engineering, l., N. 5, Octber 0 III. Accrding t equatin (9), this drp-ff wuld be caused by vltage tracking errrs. Fig. 8 shws the simulated a BP filter respnse f the prpsed filter when the bias currents I abc (I abc =I abc =I abc ) were simultaneusly adjusted fr the value, 0, 0 and 00μA, respectively. This result is cnfirmed by (). By using adder circuit in Fig. 5, the simulatin results fr the BS ( LP + HP ) and AP ( LP + BP + HP ) vltage respnses are shwn in Figs. 9 and 0, respectively. It is evident frm Figs. 7, 9 and 0 that HP, BP, LP, BS and AP vltage respnses can be achieved by using eight simple CMOS OTAs and tw grunded capacitrs. A sine wave signal (.84kHz) was supplied t the input f the BP respnse. When the amplitude is increased, it has been fund that the input signal level is lwer than 0.8 P-P and the ttal harmnic distrtin (THD) is abut 0.7%. Hwever, the THD is rapidly increased when the input signal is increased beynd 0.8 P-P. These simulatin results are shwn in Figs. and, respectively. Fig. 0. Simulated frequency and phase respnses f the AP filter. Fig. 7. Simulated frequency respnses f the HP, BP and LP vltage respnses f the prpsed filter. Iabc= A Iabc=0 A Iabc=0 A Iabc=00 A Fig.. The input and utput wavefrms f the BP respnses fr a.84khz sinusidal input vltage f 0.8P-P. Fig. 8. Simulated frequency respnses f the BP filter when I abc is varied Fig.. Ttal harmnic distrtin f BP filter n input vltage amplitude. Fig. 9. Simulated frequency and phase respnses f the BS filter. It shuld be nted that in rder t cnfirm the peratin f the prpsed filter, this paper has been simulated by using capacitr value f 00pF. Hwever, fr n chip capacitr, the capacitance value shuld be ranged between 0.5 t 50pF [7], 65
5 Internatinal Jurnal f Cmputer and Electrical Engineering, l., N. 5, Octber 0 [8]. If lw value capacitance is used, the transcnductance gain must be reduced fr the prpsed circuit t wrk within the bandwidth f the OTA.. CONCLUSION In this paper, a new electrnically tunable vltage-mde universal biquad filter based n simple CMOS OTAs and grunded capacitrs, which is very suitable fr IC implementatin, is prpsed. The prpsed filter can realize LP, BP, HP, BS and AP filter respnses. The ω f the filter can electrnically be cntrlled. Als, the Q can rthgnally be set by cntrlling the circuit cmpnents. The circuit requires n cmpnent matching cnditins and n inverting-type vltage input signals and has lw active and passive sensitivities. Fr realizing five standard filter respnses, the filter emplys nly MOS transistrs and 8 current surces (8 simple CMOS OTAs). REFERENCES [] E. Sanchez-Sinenci, R. L. Geiger, and H. Nevarez-Lzan, Generatin f cntinuus-time tw integratr lp OTA filter structure, IEEE Transactins n Circuits and Systems, vl. CAS-5, pp , 988. [] A. Fabre, F. Dayub, L. Duruisseau, and M. Kamun, High input impedance insensitive secnd-rder filters implemented frm current cnveyrs, IEEE Transactins n Circuits and Systems I: Fundamental Thery and Applicatins, vl. 4, pp. 98-9, 994. [] M. Bhusan and R. W. Newcmb, Grunding f capacitrs in integrated circuits, Electrnics Letters, vl., pp , 967. [4] R. Nawrcki and U. Klein, New OTA-capacitr realizatin f a universal biquad, Electrnics Letters, vl., pp. 50-5, 986. [5] C. Acar, F. Anday, and H. Kuntman, On the realizatin f OTA-C filters, Internatinal Jurnal f circuit Thery and Applicatins, vl., pp. -4, 99. [6] Y. Sun and J. K. Fidler, Nvel OTA-C realizatins f biquadratic transfer functins, Internatinal Jurnal f Electrnics, vl. 75, pp. -40, 99. [7] P.. A. Mhan, Generatin f OTA-C filter structures frm active RC filter structures, IEEE Transactins n Circuits and Systems, vl. 7, pp , 990. [8] C. M. Chang, New multifunctin OTA-C biquads, IEEE Transactin n Circuits and Systems II: Analg and Digital Signal Prcessing, vl. 46, pp , 999. [9] T. Tsukutani, M. Higashimura, N. Takahashi, Y. Sumi, and Y. Fukui, Nvel vltage-mde biquad withut external passive element, Internatinal Jurnal f Electrnics, vl. 88, pp. -, 00. [0] W.-T. Lee and Y.-Z. Lia, New vltage-mde high-pass, band-pass, and lw-pass filter using DDCC and OTAs, Internatinal Jurnal f Electrnics and Cmmunicatins, vl. 6, pp , 008. [] C.-M. Chang, Analytical synthesis f the digitally prgrammable vltage-mde OTA-C universal biquad, IEEE Transactins n Circuits and Systems-II, vl. 5, pp , 006. [] J.-W. Hrng, ltage-mde universal biquadratic filter with ne input and five utputs using OTAs, Internatinal Jurnal f Electrnics, vl. 89, pp , 00. [] I. A. Khan, M. T. Ahmed, and N. Minhaj, A simple realizatin scheme fr OTA-C universal biquadratic filter, Internatinal Jurnal f Electrnics, vl. 7, pp , 99. [4] J.-W. Hrng, High input impedance vltage-mde universal biquadratic filter using tw OTAs and ne CCII, Internatinal Jurnal f Electrnics, vl. 90, pp. 8-9, 00. [5] T. Tsukutani, Y. Sumi, Y. Kinugasa, M. Higashimura, and Y. Fukui, ersatile vltage-mde active-nly biquad circuits with lss-less and lssy integratrs, Internatinal Jurnal f Electrnics, vl. 9, pp , 004. [6] M. T. Abuelma atti and A. Bentrcia, A nvel mixed-mde OTA-C universal filter, Internatinal Jurnal f Electrnics, vl. 9, pp. 75-8, 005. [7] J. Wu and C.-Y. Xie, New multifunctin active filter using OTAs, Internatinal Jurnal f Electrnics, vl. 74, pp. 5 9, 99. [8] J. Wu and I. E. El-Masry, Universal vltage-mde and current-mde OTAs based biquads, Internatinal Jurnal f Electrnics, vl. 85, pp , 998. [9] T. Tsukutani, M. Higashimura, N. Takahashi, Y. Sumi, and Y. Fukui, ltage-mde active-nly biquad, Internatinal Jurnal f Electrnics, vl. 87, pp , 000. [0] J.-W. Hrng, ltage-mde universal biquadratic filter using tw OTAs, Active and Passive Electrnics Cmpnents, vl. 7, pp , 004. [] T. Tsukutani, M. Higashimura, N. Takahashi, Y. Sumi, and Y. Fukui, Nvel vltage-mde biquad using nly active device, Internatinal Jurnal f Electrnics, vl. 88, pp. 9-46, 00. [] T. Tsukutani, M. Higashimura, N. Takahashi, Y. Sumi, and Y. Fukui, ersatile vltage-mde active-nly biquad with lssless and lssy integratr lp, Internatinal Jurnal f Electrnics, vl. 88, pp. 09-0, 00. [] H.-P. Chen, S.-S. Shen, and J.-P. Wang, Electrnically tunable versatile vltage-mde universal filter, Internatinal Jurnal f Electrnics and Cmmunicatins, vl. 6, pp. 6-9, 008. [4] R. R. Trrance, T. R. iswanathan, and J.. Hansn, CMOS vltage t current transducers, IEEE Transactins n Circuits and Systems, vl. CAS-, pp , 985. [5] S.-I. Liu and C.-C. Chang, CMOS analg divider and fur-quadrant multiplier using pl circuits, IEEE Jurnal f Slid-State Circuits, vl. 0, pp , 995. [6] M. Kumngern, B. Knbnb, and K. Dejhan, Electrnically tunable high-input impedance vltage-mde universal biquadratic filter based n simple CMOS OTAs, Internatinal Jurnal f Electrnics and Cmmunicatins, vl. 64, pp , 00. [7] R. Schaumann, M. S. Ghausi, and K. R. Laker, Design f analg filter: passive, active RC, and switched capacitr, Prentice-Hall: Englewd Cliffs, NJ, 990. [8] D. J. Cmer, D. T. Cmer, and B. K. Casper, An integrable single-ple lw-pass filter fr lw-frequency applicatins, Internatinal Jurnal f Electrnics, vl. 8, pp ,
Current Or/And Voltage-Mode Quadrature Oscillators With Grounded Capacitors And Resistors Using FDCCIIs
WSEAS TRANSACTIONS n CIRCUITS AND SYSTEMS Jiun-Wei Hrng, Chun-Li Hu, Chun-Ming Chang, Current Or/And Vltage-Mde Quadrature Oscillatrs With Grunded Capacitrs And Resistrs Using FDCCIIs JIUN-WEI HORNG a*,
More informationVoltage-mode biquadratic filters with one input and five outputs using two DDCCs
ndian Jurnal f Engineering & Materials Sciences l. 8, April, pp. 97- ltage-mde biquadratic filters with ne input and five utputs using tw DDCCs Wei-Yuan Chiu & Jiun-Wei Hrng* Department f Electrnic Engineering,
More informationImplementation of a Sixth Order Active Band-pass R-Filter. Igwue,G.A,Amah,A.N,Atsuwe,B.A
Internatinal Jurnal f Scientific & Engineering Research, lume 5, Issue, April-0 ISSN 9-558 Implementatin f a Sixth Order Active Band-pass R-Filter 598 Igwue,G.A,Amah,A.N,Atsuwe,B.A Abstract In this paper,
More informationA Basis for LDO and It s Thermal Design
A Basis fr LDO and It s Thermal Design Hawk Chen Intrductin The AIC LDO family device, a 3-terminal regulatr, can be easily used with all prtectin features that are expected in high perfrmance vltage regulatin
More informationEEEE 381 Electronics I
EEEE 381 Electrnics I Lab #4: MOSFET Differential Pair with Active Lad Overview The differential amplifier is a fundamental building blck in electrnic design. The bjective f this lab is t examine the vltage
More informationA Novel Structure for CCII Based SC Integrator Based on CCII with Reduced Number of Switches
J. Basic. Appl. Sci. Res., (9)9758-9763, 01 01, TextRad Publicatin ISSN 090-4304 Jurnal f Basic and Applied Scientific Research www.textrad.cm A Nvel Structure fr CCII Based SC Integratr Based n CCII with
More informationMicroelectronic Circuits II. Ch 6 : Building Blocks of Integrated-Circuit Amplifier
Micrelectrnic Circuits II Ch 6 : Building Blcks f Integrated-Circuit Amplifier 6.1 IC Design Philsphy 6.A Cmparisn f the MOSFET and the BJT 6.2 The Basic Gain Cell CNU EE 6.1-1 Intrductin Basic building
More informationOperational Amplifiers High Speed Operational Amplifiers
F Electrnics: Operatinal Amplifiers Page 11.1 Operatinal Amplifiers High Speed Operatinal Amplifiers Operatinal amplifiers with 3 db bandwidths f up t 1.5 GHz are nw available, such peratinal amplifiers
More informationHigh Efficiency Frequency Tunable Inverse Class-E Amplifier in VHF Band
High Efficiency Frequency Tunable Inverse Class-E Amplifier in VHF Band Kumh Natinal Institute f Technlgy, 1 Yangh-Dng, Gumi, Gyungbuk, 730-701, Krea yungk@kumh.ac.kr Abstract This paper prpses the use
More informationPASSIVE FILTERS (LCR BASED)
EXPEIMENT PAIVE FILTE (LC BAED) (IMULATION) OBJECTIVE T build highpass, lwpass and bandpass LC filters using circuit simulatin tls. INTODUCTION Ladder netwrks are filters f the first kind, built in the
More informationA 2V CMOS Capacitorless Current-Tunable All-Pass Filter using Current Mirrors
Thammasat Int. J. Sc. Tech., Vl.6, N.l, January-April 2001 A 2V CMOS Capacitrless Current-Tunable All-Pass Filter using Current Mirrrs Banlue Srisuchinwng and Adisrn Leelasantitham Electrical Engineering
More informationELEC 7250 VLSI TESTING. Term Paper. Analog Test Bus Standard
ELEC 7250 VLSI TESTING Term Paper On Analg Test Bus Standard Muthubalaji Ramkumar 1 Analg Test Bus Standard Muthubalaji Ramkumar Dept. f Electrical and Cmputer Engineering Auburn University Abstract This
More informationELECTRICAL CIRCUITS LABORATORY II EEE 209 EXPERIMENT-6. Operational Amplifiers II
ADANA SCIENCE AND TECHNOLOGY UNIVERSITY ELECTRICAL ELECTRONICS ENGINEERING DEPARTMENT ELECTRICAL CIRCUITS LABORATORY II EEE 209 EXPERIMENT-6 Operatinal Amplifiers II OPERATIONAL AMPLIFIERS Objectives The
More informationNovel Approach to Design of a Class-EJ Power Amplifier Using High Power Technology F. Rahmani, F. Razaghian, A. R. Kashaninia
Nvel Apprach t Design f a Class-EJ Pwer Amplifier Using High Pwer Technlgy F. Rahmani, F. Razaghian, A. R. Kashaninia Abstract This article prpses a new methd fr applicatin in cmmunicatin circuit systems
More informationPreLab5 Temperature-Controlled Fan (Due Oct 16)
PreLab5 Temperature-Cntrlled Fan (Due Oct 16) GOAL The gal f Lab 5 is t demnstrate a temperature-cntrlled fan. INTRODUCTION The electrnic measurement f temperature has many applicatins. A temperature-cntrlled
More informationEE 311: Electrical Engineering Junior Lab Phase Locked Loop
Backgrund Thery EE 311: Electrical Engineering Junir Lab Phase Lcked Lp A phase lcked lp is a cntrlled scillatr whse instantaneus frequency is dynamically adjusted thrugh multiplicative feedback and lw
More informationAn Enhanced Bulk-Driven Folded-Cascode Amplifier in 0.18 µm CMOS Technology
Circuits and Systems, 202, 3, 87-9 http://dx.di.rg/0.4236/cs.202.32025 Published Online April 202 (http://www.scirp.rg/jurnal/cs) An Enhanced Flded-Cascde Amplifier in 0.8 µm CMOS Technlgy Arash Ahmadpur,2,
More informationTUTORIAL I ECE 555 CADENCE SCHEMATIC SIMULATION USING SPECTRE
TUTORIAL I ECE 555 CADENCE SCHEMATIC SIMULATION USING SPECTRE Cadence Virtus Schematic editing prvides a design envirnment cmprising tls t create schematics, symbls and run simulatins. This tutrial will
More informationThe fan-in of a logic gate is defined as the number of inputs that the gate is designed to handle.
8 Lgic Families Characteristics f Digital IC Threshld Vltage The threshld vltage is defined as that vltage at the input f a gate which causes a change in the state f the utput frm ne lgic level t the ther.
More information(c) Compute the maximum instantaneous power dissipation of the transistor under worst-case conditions. Hint: Around 470 mw.
Hmewrk b ECE (F) 8 prblems fr 00 pts Due Oct A. Unidirectinal Current Bster Analysis ) Cnsider the current bster shwn in Fig.. Assume an ideal p amp with V CC = 9V. The transistr is a N904, and use data
More informationInt. J. Electron. Commun. (AEÜ)
Int. J. Electron. Commun. (AEÜ) 64 (00) 934 939 Contents lists available at ScienceDirect Int. J. Electron. Commun. (AEÜ) journal homepage: www.elsevier.de/aeue Electronically tunable high-input impedance
More informationCM5530 GENERAL DESCRIPTION APPLICATIONS TYPICAL APPLICATION CIRCU. Rev.1.0 0
FEATURES Quasi-Resnant Primary Side Regulatin (QR-PSR) Cntrl with High Efficiency Multi-Mde PSR Cntrl Fast Dynamic Respnse Built-in Dynamic Base Drive Audi Nise Free Operatin ±4% CC and C Regulatin Lw
More informationLINE POWER SUPPLIES Low-Loss Supplies for Line Powered EnOcean Modules
Lw-Lss Supplies fr Line Pwered EnOcean Mdules A line pwer supply has t ffer the required energy t supply the actuatr electrnic and t supply the EnOcean TCM/RCM radi cntrl mdule. This paper cntains sme
More informationExperiment 4 Op-Amp Circuits
Experiment 4 Op-Amp Circuits Purpse: In this experiment, yu will learn abut peratinal amplifiers (r p-amps). Simple circuits cntaining peratinal amplifiers can be used t perfrm mathematical peratins, such
More informationOutput Stages. Microelectronic Circuits. Ching-Yuan Yang. National Chung-Hsing University Department of Electrical Engineering.
Micrelectrnic Circuits Output Stages Ching-Yuan Yang Natinal Chung-Hsing University Department f Electrical Engineering Outline Classificatin f Output Stages Class A Output Stage Class B Output Stage Class
More informationA Novel Matrix Converter Topology With Simple Commutation
A Nvel Matrix Cnverter Tplgy With Simple Cmmutatin Abstract-Matrix cnverter is very simple in structure and has pwerful cntrllability. Hwever, cmmutatin prblem and cmplicated PWM methd keep it frm being
More informationEE380: Exp. 2. Measurement of Op-Amp Parameters and Design/ Verification of an Integrator
EE380: Exp. 2 Measurement Op-Amp Parameters and Design/ Veriicatin an Integratr Intrductin: An Opamp is a basic building blck a wide range analg circuits. T carry ut design circuits cnsisting ne r mre
More informationSimplified Control Technique for Three-Phase Rectifier PFC Based on the Scott Transformer
Simplified Cntrl Technique fr ThreePhase Rectifier PFC Based n the Sctt Transfrmer A.A. Badin * and. Barbi ** Federal University f Santa Catarina Pwer Electrnics nstitute P.O.Bx 5119 CEP:88040970 Flrianplis,
More informationLab2 Digital Weighing Scale (Sep 18)
GOAL Lab2 Digital Weighing Scale (Sep 18) The gal f Lab 2 is t demnstrate a digital weighing scale. INTRODUCTION The electrnic measurement f mass has many applicatins. A digital weighing scale typically
More informationHigh Step up Switched Capacitor Inductor DCDC Converter for UPS System with Renewable. Energy Source
nternatinal Jurnal f Electrnics and Electrical Engineering Vl. 3, N. 2, April, 25 High Step up Switched Capacitr nductr DCDC fr UPS System with Renewable Energy Surce Maheshkumar. K and S. Ravivarman K.S.
More informationExperiment 4 Op-Amp Circuits
Experiment 4 Op-Amp Circuits Purpse: In this experiment, yu will learn abut peratinal amplifiers (r p-amps). Simple circuits cntaining peratinal amplifiers can be used t perfrm mathematical peratins, such
More informationDC-DC Double PWM Converter for Dimmable LED Lighting
I J C T A, 9(16), 216, pp. 8333-8339 Internatinal Science Press DC-DC Duble PWM Cnverter fr Dimmable LED Lighting Pavankumar, Rhit Shinde and R. Gunabalan* ABSTRACT A simplebuck-bst cnverter tplgywith
More informationAn Embedded RF Lumped Element Hybrid Coupler Using LTCC Technology
An Embedded RF Lumped Element Hybrid Cupler Using LTCC Technlgy Ke-Li Wu, Chi-Kit Yau and Kwk-Keung M. Cheng Dept. f Electrnics Eng., The Chinese University f Hng Kng, NT., Hng Kng, PRC E-mail: klwu@ee.cuhk.edu.hk
More informationINLINE TE 01δ MODE DIELECTRIC-RESONATOR FIL- TERS WITH CONTROLLABLE TRANSMISSION ZERO FOR WIRELESS BASE STATIONS
Prgress In Electrmagnetics Research Letters, Vl. 38, 11 11, 213 INLINE TE 1δ MODE DIELECTRIC-RESONATOR FIL- TERS WITH CONTROLLABLE TRANSMISSION ZERO FOR WIRELESS BASE STATIONS Xia Ouyang * and B-Yng Wang
More informationInput-Series Two-Stage DC-DC Converter with Inductor Coupling
Input-Series w-stage DC-DC Cnverter with Inductr Cupling ing Qian Wei Sng Brad Lehman Nrtheastern University Dept. Electrical & Cmputer Engineering Bstn MA 0 USA Abstract: his paper presents an input-series
More informationINTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY (IJEET)
INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY (IJEET Internatinal Jurnal f Electrical Engineering and Technlgy (IJEET, ISSN 0976 ISSN 0976 6545(Print ISSN 0976 6553(Online Vlume 4, Issue
More informationFour Switch Three Phase Inverter with Modified Z-Source
Fur Switch Three Phase Inverter with Mdified Z-Surce Ragubathi. D, Midhusha. S and Ashk Rangaswamy, Department f Electrical and Electrnics Engineering, Sri Shakthi Instititute f Engineering and Technlgy,
More informationRectifiers convert DC to AC. Inverters convert AC to DC.
DT23-3 Inverter Ntes 3 January 23. The difference between Rectifiers and Inverters Rectifiers cnvert DC t AC. Inverters cnvert AC t DC. 2. Uses f Inverters Battery Backup. Batteries stre DC. Many appliances
More informationChapter 4 DC to AC Conversion (INVERTER)
Chapter 4 DC t AC Cnversin (INERTER) General cncept Single-phase inverter Harmnics Mdulatin Three-phase inverter Drives (ersin 3-003): 1 DC t AC Cnverter (Inverter) DEFINITION: Cnverts DC t AC pwer by
More informationM. Darwish Brunel University/School of Engineering and Design, London, C. C. Marouchos Cyprus University of Technology/Electrical
An nvestigatin f the Switched-apacitr ircuit as a Slid-State Fault urrent imiting and nterrupting Device (FD) with Pwer Factr rrectin Suitable fr w-vltage Distributin Netwrks.. Maruchs yprus University
More informationVoltage-mode OTA-based active-c universal filter and its transformation into CFA-based RC-filter
Indian Journal of Pure & Applied Physics Vol. 44, May 006, pp. 40-406 Voltage-mode OTA-based active-c universal filter and its transformation into CFA-based RC-filter N A Shah & M F Rather Department of
More information.,Plc..d,~t l~ucjio PA300 DIGITAL BASS PROCESSOR USER'S MANUAL. 2 Why use the DIGITAL BASS PROCESSOR? 2 About the PWM Subsonic Filter
.,Plc..d,~t l~ucji PA300 DIGITAL BASS PROCESSOR Cngratulatins n yur purchase f a Planet Audi signal prcessr. It has been designed, engineered and manufactured t bring yu the highest level f perfrmance
More informationExperiment 7 Digital Logic Devices and the 555-Timer
Experiment 7 Digital Lgic Devices and the 555-Timer Purpse: In this experiment we address the cncepts f digital electrnics and lk at the 555-timer, a device that uses digital devices and ther electrnic
More informationintegrated circuits design, which are widely utilized in portable-system applications [1-3].
CHAPTER 1 LOW POWER VLSI DESIGN A REVIEW Intrductry aspects and need f Lw Pwer design are discussed, VM, CM and ther circuit methds are reviewed in the perspective f Lw Pwer design. Sme imprtant cnsideratins
More informationLab3 Audio Amplifier (Sep 25)
GOAL Lab3 Audi Amplifier (Sep 25) The gal f Lab 3 is t demnstrate an audi amplifier based n an p amp and ttem-ple stage. OBJECTIVES 1) Observe crssver distrtin in a Class B ttem-ple stage. 2) Measure frequency
More informationAn m-level Active-Clamped Converter Topology Operating Principle
An m-level Active-lamped nverter Tplgy Operating Principle S. Busquets-Mnge and J. Niclás-Apruzzese Department f Electrnic Engineering, Technical University f atalnia, Barcelna, Spain sergi.busquets@upc.edu,
More informationExperiment 7 Digital Logic Devices and the 555-Timer
Experiment 7 Digital Lgic Devices and the 555-Timer Purpse: In this experiment we address the cncepts f digital electrnics and lk at the 555-timer, a device that uses digital devices and ther electrnic
More informationNonlinear Modeling and Analysis of DC-DC Buck Converter and Comparing with Other Converters
Internatinal Jurnal f Engineering and Advanced Technlgy (IJEAT ISSN: 2249 8958, Vlume-4 Issue-2, December 204 Nnlinear Mdeling and Analysis f DC-DC Buck Cnverter and Cmparing with Other Cnverters Seyed
More informationConsider a boost-buck converter with the following parameters (Fig. 1-1). R cs2. R s2a HV9930 VDD PWMD REF C3
Design f the Bst-Buck cnverter with HV9930 Cnsider a bst-buck cnverter with the fllwing parameters (Fig. -. D L C L - VN Q d Cd D D3 C VO cs cs + s VN HV9930 VDD C sa sb GATE CS PWMD CS ref ref GND EF
More information2013 International Conference on Circuits, Power and Computing Technologies [ICCPCT-2013]
DDCCTA Based Semi Gaussian Shapers fr Detectr Readut Frnt Ends Neeta Pandey Mernber, IEEE Departrnent 0/ Eleetrnies and Crnrnunieatin Engineering Delhi Teehnlgieal University Delhi, INDIA n66pandey@rediffrnail.ern,
More informationDesign of a 6-bit 5.4-Gsamples/s CMOS D/A Converter for DS-CDMA UWB transceivers
Design f a 6-bit 5.4-Gsamples/s CMOS D/A Cnverter fr DS-CDMA UWB transceivers Shen Wang and Dng Sam Ha VTVT (Virginia Tech VLSI fr Telecmmunicatins) Lab Department f Electrical and Cmputer Engineering
More informationImplementation Of 12V To 330V Boost Converter With Closed Loop Control Using Push Pull Topology
Implementatin Of 12V T 330V Bst Cnverter With Clsed Lp Cntrl Using Push Pull Tplgy Anande J.T 1, Odinya J.O.. 2, Yilwatda M.M. 3 1,2,3 Department f Electrical and Electrnics Engineering, Federal University
More informationVIP-200. Point to Point Extension Configuration Quick Start Guide. Video over IP Extender and Matrix System
VIP-200 Vide ver IP Extender and Matrix System Pint t Pint Extensin Cnfiguratin Quick Start Guide PureLink TM 535 East Crescent Avenue Ramsey, NJ 07446 USA Cntents What is in the bx... 3 Transmitter kit
More informationExperiment 6 Electronic Switching
Experiment 6 Electrnic Switching Purpse: In this experiment we will discuss ways in which analg devices can be used t create binary signals. Binary signals can take n nly tw states: high and lw. The activities
More informationProcess Gain and Loop Gain
Prcess Gain and Lp Gain By nw, it is evident that ne can calculate the sensitivity fr each cmpnent in a cntrlled prcess. Smetimes, this sensitivity is referred t as a gain. The cnfusin is understandable
More informationCircuit-Level Considerations for Mixed-Signal Programmable Components
Field-Prgrammable Mixed Systems Circuit-Level Cnsideratins fr Mixed-Signal Prgrammable Cmpnents Luigi Carr, Marcel Negreirs, Gabriel Parmegiani Jahn, Adã Antôni de Suza Jr., and Denis Teixeira Franc Universidade
More informationApplication Note. Lock-in Milliohmmeter
Applicatin Nte AN2207 Lck-in Millihmmeter Authr: Oleksandr Karpin Assciated Prject: Yes Assciated Part Family: CY8C24xxxA, CY8C27xxx PSC Designer Versin: 4.1 SP1 Assciated Applicatin Ntes: AN2028, AN2044,
More informationVLBA Electronics Memo No. 737
VLBA Electrnics Mem N. 737 U S I N G PULSECAL A M P L I T U D E S TO D E T E R M I N E SYSTEM T E M P E R A T U R E D.S.Bagri 1993Mar05 INTRODUCTION System temperature is nrmally measured using mdulated
More informationVOLTAGE-MODE UNIVERSAL BIQUADRATIC FILTER USING TWO OTAs
Active and Passive Elec. Comp., June 2004, Vol. 27, pp. 85 89 VOLTAGE-MODE UNIVERSAL BIQUADRATIC FILTER USING TWO OTAs JIUN-WEI HORNG* Department of Electronic Engineering, Chung Yuan Christian University,
More informationEnhanced Balance Bandwidth Quadrature Coupler Using Parallel Coupled Microstrip Lines
VOL.6, NO., 211 228 Enhanced Balance Bandwidth Quadrature Cupler Using Parallel Cupled Micrstrip Lines Vamsi Krishna Velidi, Girja Shankar and Subrata Sanyal Department f Electrnics and Electrical Cmmunicatin
More informationPole-Zero-Cancellation Technique for DC-DC Converter
1 Ple-Zer-Cancellatin Technique fr DC-DC Cnverter Seiya Abe, Tshiyuki Zaitsu, Satshi Obata, Masahit Shyama and Tamtsu Ninmiya Internatinal Centre fr the Study f East Asian Develpment, Texas Instruments
More informationThe demand for a successful flaw analysis is that the test equipment produces no distortion on the echos no noise. I _... I i.j J...
SYSTEM ANALYSIS FOR WIDE BAND ULTRASONIC TEST SET-UPS Ulrich Opara Krautkramer GmbH Clgne, West Germany INTRODUCTION In the last years, the discussins abut ultrasnic test equipment fcussed n amplifier
More informationAcceptance and verification PCI tests according to MIL-STD
Acceptance and verificatin PCI tests accrding t MIL-STD-188-125 Bertrand Daut, mntena technlgy V1 - August 2013 CONTENTS 1. INTRODUCTION... 1 2. DEFINITIONS... 1 3. SCHEMATIC OF THE TEST SETUP WITH USE
More informationDesign and Implementation of a Novel Directional Coupler for UHF RFID Reader
22 ELETRONIS, VOL. 20, NO. 1, JUNE 2016 Design and Implementatin f a Nvel Directinal upler fr UHF RFID Reader Jianxing Li, Shanlin Sng, Xiayu hen, Hua Nian and Weiguang Shi Abstract The directinal cupler
More informationTheory of Electric Circuits II Lecture #1: Resonant Circuits
Thery f Electric Circuits II Lecture #1: Resnant Circuits Fall 2009 Department f Electrnics and Cmmunicatins Engineering, Cair University Mahmud H. Ismail, 2009 Intrductin Outline 1 Intrductin Curse cntents,
More informationLow Power Low Voltage CNTFET-based VDIBA and its Application as Biquad Filter
Lw Pwer Lw Vltage CNTFET-based VDIBA and its Applicatin as Biquad Filter Laxya, Dinesh Prasad, Mainuddin and S. S. Islam Department f Electrnics and Cmmunicatin Engineering, Jamia Millia Islamia, New Delhi
More information0.5 µw Sub-Threshold Operational Transconductance Amplifiers Using 0.15 µm Fully Depleted Silicon-on-Insulator (FDSOI) Process
J. Lw Pwer Electrn. Appl. 2012, 2, 155-167; di:10.3390/jlpea2020155 OPEN ACCESS Article Jurnal f Lw Pwer Electrnics and Applicatins ISSN 2079-9268 www.mdpi.cm/jurnal/jlpea/ 0.5 µw Sub-Threshld Operatinal
More informationComparative analysis of influence of the type line supplying nonlinear load on deformation of voltage and current in the power system
Cmputer Applicatins in Electrical Engineering Cmparative analysis f influence f the type line supplying nnlinear lad n defrmatin f vltage and current in the pwer system tanisław Blkwski, Wiesław Brciek
More informationHIGH POWER UPS SELECTION METHODOLOGY AND INSTALLATION GUIDELINE FOR HIGH RELIABILITY POWER SUPPLY
HIGH POWER UPS SELECTION METHODOLOGY AND INSTALLATION GUIDELINE FOR HIGH RELIABILITY POWER SUPPLY A. Sudrià 1, E. Jaureguialz 2, A. Sumper 1, R. Villafáfila 1 and J. Rull 1 1 Centre fr Technlgical Innvatin
More informationELECTRICAL MEASUREMENTS
Physics Department Electricity and Magnetism Labratry ELECTRICAL MEASUREMENTS 1. Aim. Learn t use measuring instruments: Digital multimeter. Analg scillscpe. Assembly f simple elementary circuit. Cllectin
More informationCPC1230NTR. 4 Pin SOP OptoMOS Relay
4 Pin SOP OptMOS Relay Units Lad Vltage 3 V Lad Current 1 ma Max R ON Ω Features Small 4 Pin SOP Package Lw Drive Pwer Requirements (TTL/CMOS Cmpatible) N Mving Parts High Reliability Arc-Free With N Snubbing
More information100G SERDES Power Study
100G SERDES Pwer Study Phil Sun, Cred IEEE 802.3ck Task Frce Intrductin 100Gbps SERDES pwer challenge and lwer-pwer slutins have been presented. sun_3ck_01a_0518 intrduced balanced lwer-pwer EQ, training
More informationCPC1030NTR. 4 Pin SOP OptoMOS Relay
4 Pin SOP OptMOS Relay Units Lad Vltage 3 V Lad Current 1 ma Max R ON Ω Features Small 4 Pin SOP Package Lw Drive Pwer Requirements (TTL/CMOS Cmpatible) N Mving Parts High Reliability Arc-Free With N Snubbing
More informationPerformance of Switched-Capacitor Circuits Due to Finite Gain Amplifiers
Perfrmance f Switched-apacitr ircuits Due t Finite Gain Amplifiers urse: EE35 Prepared by Rbert Wang 9743359 Prepared fr Prfessr K. Phang Due Date: Nv 5 th, 00 able f ntents PERFORMANE OF SWIED-APAIOR
More informationBV4115. RF Packet Transmitter. Product specification. February ByVac 2007 ByVac Page 1 of 5
Prduct Specificatin Prduct specificatin. February 2007 ByVac 2007 ByVac Page 1 f 5 Prduct Specificatin Cntents 1. Dcument Versins... 2 2. Intrductin... 2 3. Features... 2 4. Battery Life... 2 5. Blck Diagram...
More information(54) BUFFER INTERFACE ARCHITECTURE Publication Classification. An up to 3x breakdown voltage tristate capable integrated
(19) United States 111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 us 20020186058Al (12) Patent Applicatin Publicatin (10) Pub..: US 2002/0186058 Al Prdanv (43)
More informationVds 1. Gnd. Gnd. Key Specifications Symbol Parameter Units Min. Typ. Max.
Prduct Descriptin Sirenza Micrdevices SDM- W pwer mdule is a rbust impedance matched, single-stage, push-pull Class AB amplifier mdule suitable fr use as a pwer amplifier driver r utput stage. The pwer
More informationCPC1130NTR. 4 Pin SOP OptoMOS Relay
4 Pin SOP OptMOS Relay Units Blcking Vltage 3 V Lad Current 12 ma Max R ON 3 Ω Features Small 4 Pin SOP Package Lw Drive Pwer Requirements (TTL/CMOS Cmpatible) N Mving Parts High Reliability Arc-Free With
More informationConnection tariffs
Cnnectin tariffs 2016-2019 A. TARIFF CONDITIONS FOR GRID USERS DIRECTLY CONNECTED TO THE ELIA GRID AND FOR DISTRIBUTION GRID OPERATORS, EXCEPTED FOR DISTRIBUTION GRID OPERATORS CONNECTED AT TRANSFORMER
More informationINTRODUCTION TO PLL DESIGN
INTRODUCTION TO PLL DESIGN FOR FREQUENCY SYNTHESIZER Thanks Sung Tae Mn and Ari Valer fr part f this material A M S C Analg and Mixed-Signal Center Cntents Intrductin t Frequency Synthesizer Specificatin
More informationCPC1035NTR. 4 Pin SOP OptoMOS Relay
4 Pin SOP OptMOS Relay Units Lad Vltage 3 V Lad Current 12 ma Max R ON 3 Ω Features Small 4 Pin SOP Package Lw Drive Pwer Requirements (TTL/CMOS Cmpatible) N Mving Parts High Reliability Arc-Free With
More informationACPL-8x7. Data Sheet. Multi-Channel Full-Pitch Phototransistor Optocoupler. Description. Features. Applications
Data Sheet ACPL-8x7 Multi-Channel Full-Pitch Phttransistr Optcupler Descriptin The ACPL-827 is a DC-input dual-channel, full-pitch phttransistr ptcupler that cntains tw light emitting dides ptically cupled
More informationCommunication Theory II
Cmmunicatin Thery II Lecture 2: Review n Furier analysis f signals and systems Ahmed Elnakib, PhD Assistant Prfessr, Mansura University, Egypt Febraury 12 th, 2015 1 Quiz 1 In a blank paper write yur name
More informationA Modified Stripe-RGBW TFT-LCD with Image-Processing Engine for Mobile Phone Displays
1628 IEEE Transactins n Cnsumer Electrnics, Vl. 53, N. 4, NOVEMBER 27 A Mdified Stripe-RGBW TFT-LCD with Image-Prcessing Engine fr Mbile Phne Displays Chih-Chang Lai and Ching-Chih Tsai, Senir Member,
More informationA Low Cost DC-DC Stepping Inductance Voltage Regulator With Fast Transient Loading Response
A w Cst DC-DC Stepping Inductance Vltage Regulatr With Fast Transient ading Respnse.K. Pn C.P. iu M.H. Png The Pwer Electrnics abratry, Department f Electrical & Electrnic Engineering The University f
More informationBroadband Circularly Polarized Slot Antenna Array Using a Compact Sequential-Phase Feeding Network
Prgress In Electrmagnetics Research C, Vl. 47, 173 179, 214 Bradband Circularly Plarized Slt Antenna Array Using a Cmpact Sequential-Phase Feeding Netwrk Ping Xu *, Zehng Yan, Tianling Zhang, and Xiaqiang
More informationXDSL/TELEPHONE CABLE MEASUREMENT
XDSL/TELEPHONE CABLE MEASUREMENT Phenix 10056 Cmplete Slutin fr xdsl Cables Cat 3, 4, 5 and 5e DESCRIPTION Custmer requirements can vary cnsiderably in terms f size and design f cnnecting frames depending
More informationCPC1135NTR. 4 Pin SOP OptoMOS Relays
4 Pin SOP OptMOS Relays Units Blcking Vltage V Lad Current 1 ma Max R ON Ω Features Small 4 Pin SOP Package Lw Drive Pwer Requirements (TTL/CMOS Cmpatible) N Mving Parts High Reliability Arc-Free With
More informationApplication for Drive Technology
Applicatin fr Drive Technlgy MICROMASTER 4 Applicatin Descriptin Warranty, Liability and Supprt 1 Warranty, Liability and Supprt We d nt accept any liability fr the infrmatin cntained in this dcument.
More informationOptimization of Monopole Four-Square Array Antenna Using a Decoupling Network and a Neural Network to Model Ground Plane Effects
Optimizatin f Mnple Fur-Square Array Antenna Using a ecupling Netwrk and a Neural Netwrk t Mdel Grund Plane Effects Pedram azdanbakhsh, Klaus Slbach University uisburg-essen, Hchfrequenztechnik, Bismarckstr.8,
More informationProcessors with Sub-Microsecond Response Times Control a Variety of I/O. *Adapted from PID Control with ADwin, by Doug Rathburn, Keithley Instruments
PID Cntrl with ADwin Prcessrs with Sub-Micrsecnd Respnse Times Cntrl a Variety f I/O CHESTERLAND OH March 9, 2015 *Adapted frm PID Cntrl with ADwin, by Dug Rathburn, Keithley Instruments By Terry Nagy,
More informationSFDMDA4108F. Specifications and Applications Information. orce LED Driver. Mass: 9 grams typ. 03/30/11. Package Configuration
03/30/11 Specificatins and Applicatins Infrmatin Smart Fr rce LED Driver The ERG Smart Frce Series f LED Drivers are specifically designed fr applicatins which require high efficiency, small ftprt and
More informationPTE-100-V USER S MANUAL VOLTAGE, FREQUENCY, AND SYNCHRONIZING RELAY TESTING UNIT USER S MANUAL DISCLAIMER
VOLTAGE, FREQUENCY, AND SYNCHRONIZING RELAY TESTING UNIT Quality is the cre reference fr EurSMC s activities, aimed t fully satisfy ur custmers needs and expectatins. DISCLAIMER The infrmatin, prduct specificatins,
More informationDry Contact Sensor
www.akcp.cm Dry Cntact Sensr Intrductin The Dry Cntact sensr is a simple cnnectin t burglar alarms, fire alarms r any applicatin that requires mnitring by the unit. Dry cntact sensrs are user definable
More informationCPC1025NTR. 4 Pin SOP OptoMOS Relay
4 Pin SOP OptMOS Relay Units Lad Vltage 4 V Lad Current 12 ma Typ. R ON 2 Ω Features Small 4 Pin SOP Package Lw Drive Pwer Requirements (TTL/CMOS Cmpatible) N Mving Parts High Reliability Arc-Free With
More informationPROBABILITY OF DETECTION OF FLAWS IN A GAS TURBINE ENGINE. Gary L. Burkhardt and R.E. Beissner
PROBABILITY OF DETECTION OF FLAWS IN A GAS TURBINE ENGINE COMPONENT USING ELECTRIC CURRENT PERTURBATION Gary L. Burkhardt and R.E. Beissner Suthwest Research Institute 6220 CUlebra Rad San Antni, Texas
More informationCPC1004NTR. 4 Pin SOP OptoMOS Relay
4 Pin SOP OptMOS Relay Units Blcking Vltage (DC) V Lad Current (DC) 3 ma Max R ON 4 Ω Features Small 4 Pin SOP Package Lw Drive Pwer Requirements (TTL/CMOS Cmpatible) N Mving Parts High Reliability Arc-Free
More information0-10V Classic, two 0-10V inputs allow to control the two output currents of each within the limit of the max. power.
Rev. 1.2 2017. 10. 26 1 Prgrammable Multi-Channel Driver PMD-55A-L SLP-DUA45501US Key Features Prgrammable, adjustable cnstant utput current which can be adjusted t match LED mdule requirements and selectable
More informationMULTI-ELEMENT SOURCES FOCUSING ACOUSTIC ENERGY GRAZYNA GRELOWSKA
MULTI-ELEMENT SOURCES OCUSING ACOUSTIC ENERGY GRAZYNA GRELOWSKA Naval University in Gdynia Smidwicza 69, 81-103 Gdynia Pland ggrel@amw.gdynia.pl In underwater imaging the beam-frming technique plays ne
More informationM M Eissa (SIEEE), Egypt Mahmoud M. El-Mesalawy, Egypt Yilu Liu (FIEEE), USA Hossam Gabbar, Canada
Wide Area Synchrnized Frequency Measurement System Architecture with Secure Cmmunicatin fr 500kV/220kV Egyptian Grid M M Eissa (SIEEE), Egypt Mahmud M. El-Mesalawy, Egypt Yilu Liu (FIEEE), USA Hssam Gabbar,
More information