ECEN326: Electronic Circuits Fall 2017

Size: px
Start display at page:

Download "ECEN326: Electronic Circuits Fall 2017"

Transcription

1 CN326: lectonic Cicuits Fall 2017 Lectue 6: Opeational Tansconductance Aplifies (OTAs) Sa Paleo Analo & Mixed-Sinal Cente Texas A&M Uniesity

2 Announceents HW4 due today HW5 due 11/1 2

3 OpAps and OTAs OpAp OTA Hih oltae ain Hih input ipedance Voltae souce output (low ipedance) Hih oltae ain Hih input ipedance Cuent souce output (hih ipedance) 3

4 Siple OTA Ipotant Paaetes Tansconductance Output esistance Diffeential Gain Coon-Mode Input ane 4

5 Siple OTA Tansconductance: ioous Analysis A 1 3 The 1 3 O3 ON in1 in2 and The 2 i ON p 4A in1 in2 2 To find isc, we need to find ip and in ON in1 in2 i O3 2 ON Fo Lectue 3 i 4 p ON in1 A in2 2 3 in1 in2 n i 2 sc ON i G p 1 i 3 n in1 isc in2 in1 2 in2 in1 in2 5

6 Siple OTA Tansconductance: Infoal Vitual Gound Appoach As the diffeential cicuit is not puely syetic, we cannot foally assue a itual ound at node P Howee, if the diffeential pai tansistos M1 and M2 hae hih output esistance, a itual ound can be appoxiated at node P to siplify the analysis G i sc in1 i p isc i in2 i i n n p in1 in1 in2 Assuin an ideal cuent io load in1 in1 2 in2 2 in2 in2 6

7 Siple OTA Output esistance G out out It is often useful to also use the output conductance 1 out Op On op on 7

8 Siple OTA Diffeential Gain A G A out On Op op On on Op 8

9 Siple OTA Coon-Mode Input ane Coon-ode input ane set by tansisto satuation conditions Low-end set by tail cuent souce satuation V ic V DSAT 5 Hih-end set by diffeential pai satuation V ic V oc 2I C n V ox SS W L V GS1 n 2I C SS TH, n1 VDD VGS3 VTH, n1 VDD VTH, p3 VTH, n1 W pc ox L 3 5 n I C SS ox W L 1 V TH, n1 V ic V DD I C p I SS ox W L ox 3 SS W L 5 V TH, p5 C n I SS ox V W L 1 TH, n1 V TH, n1 9

10 Bipola Siple OTA Followin a siila pocedue A G out On Op On Op on op Low-end V ic set by keepin tail cuent souce in actie ode Vic VC, sat VB, on 0.3V 0.7V 1V Hih-end V ic set by keepin diffeential pai in actie ode V V V V V V C1 V CC ic V B, on CC V ic C, sat V B, on CC 0.3V C, sat 10

11 3 Cuent Mio OTA BI TAIL 2 MN B : 1 MP V- I V+ M1 M1 I TAIL 1 : B 1 : 1 i o O G sc i sc While G has inceased by the cuent io facto B, the oltae ain eains the sae due to the output esistance bein educed by B -1 i i p out i i p i n n B B B B B G out A Op B 1 1 B O1 1 B op Op B B O1 1 Op o1 1 O1 B 1 Coon-ode input ane expession eains the sae as the peious siple OTA 11

12 Bipola 3 Cuent Mio OTA w/ Deeneated G (Lab 7) In ode to ipoe the distotion pefoance, eitte esistos hae been added in the input diffeential pai In ode to ipoe the output esistance, eitte esistance has been added to all the cuent io/souce tansistos G Assuin a 1:1atio fo all the cuent ios, is set by the deneated G of the input tansistos 1 G e1 1 e1 1 12

13 Bipola 3 Cuent Mio OTA w/ Deeneated G (Lab 7) ,, e e e e o o o o out

14 Bipola 3 Cuent Mio OTA w/ Deeneated G (Lab 7) Maxiu diffeential input ap. fo ood distotion V id 1 2 e1 1 Low-end V ic set by keepin tail cuent souce in actie ode T V ic V IT B3 VC, sat 1 VB, on Hih-end V ic set by keepin diffeential pai in actie ode C1 V CC IT 2 V ic 2 V V CC B, on IT 2 V 2 ic V I 2 V C, sat B, on V C, sat I id, ax T 1 14

15 Siulatin the 3 Cuent Mio OTA To siulate diffeential aplifies, use oltae-contolled oltae souces (VCVS o eleents) to eneate the diffeential input sinal and onito the cuent thouh the load esisto Note: This exaple is desined fo 2X the Lab 7 G Sinle-ended input souce Monito I(L) DC oltae souce to set input DC leel 2 VCVS to eneate diffeential inputs 15

16 Siulatin Tansconductance Set Inputs 1 Gain=0.5 and 2 Gain=-0.5 With input souce AC=1, siply plot the load esisto cuent I(L) to et the tansconductance Monito I(L) Sinle-ended input souce DC=0 AC=1 DC oltae souce to set input DC leel Gain=0.5 Gain=

17 Siulatin Tansconductance G = 2.01A/V 17

18 Siulatin Diffeential ind The diffeential input esistance is equialent to the diffeential input (Vi) diided by the input cuent, whee I use the base cuent of Q1 o IB(Q1) ind = 159k 18

19 Siulatin THD Set input souce to diffeential input aplitude spec Fo Lab 7, that is 2V Check the THD at 3 diffeent coon-ode points 0V, V CM,in, V CM,ax V CM =0V V CM =-2V V CM =2V 19

20 Siulatin Output esistance Gound input souce and apply an AC-coupled oltae stiulus at output With output souce AC=1, plot the atio of V(Vout) oe the cuent thouh the couplin capacito Output stiulus Gound input souce 20

21 Siulatin o The output esistance is equialent to the output stiulus V(Vout) diided by the output cuent, which is equal to the cuent thouh the output capacito I(C5) o = 25.4k 21

Single-Stage Amplifiers

Single-Stage Amplifiers 類比電路設計 (3349-004 le-tae Aplifies Ch-Yuan Yan National Chun-Hs Uniesity epatent of Electical Enee Oeiew ead B azai Chapte 3 ntoduction n this lectue, we study the low-fequency behaio of sle-stae CMO aplifies

More information

ECEN326: Electronic Circuits Fall 2017

ECEN326: Electronic Circuits Fall 2017 ECEN36: Electonic Cicuits Fall 07 Lectue 4: Cascode Stages and Cuent Mios Sam Palemo Analog & Mixed-Signal Cente Texas A&M Univesity Announcements HW3 due 0/4 Exam 0/9 9:0-0:0 (0 exta minutes) Closed book

More information

ECEN474: (Analog) VLSI Circuit Design Fall 2012

ECEN474: (Analog) VLSI Circuit Design Fall 2012 ECEN474: (Analo) LS Cicuit Desin Fall 0 Lectue 8: Cuent Mios Sam Palemo Analo & Mixed-Sinal Cente Texas A&M Univesity Announcements & Aenda HW due Monday Readin Razavi Chapte 5 Biasin in Cs Simple Cuent

More information

Differential Amplifier

Differential Amplifier CHAPTE 4 ifferential Aplifier Analo IC Analysis and esin 4- Chih-Chen Hsieh Outline. Sinle-Ended and ifferential Operation. Basic ifferential Pair 3. Coon-Mode esponse 4. ifferential Pair with MOS Loads

More information

Chapter 9 Cascode Stages and Current Mirrors

Chapter 9 Cascode Stages and Current Mirrors Chapte 9 Cascode Stages and Cuent Mios 9. Cascode Stage 9. Cuent Mios CH 9 Cascode Stages and Cuent Mios Boosted Output Impedances S O S m out E O E m out g g Bipola Cascode Stage [ g ( )] out m O O O

More information

Analyze Power Supply Rejection Ratio of LDO Regulator Based on Accurate Small Signal Model

Analyze Power Supply Rejection Ratio of LDO Regulator Based on Accurate Small Signal Model Poceedings of the Intenational Confeence on Electonics and Softwae Science, Takaatsu, Japan, 05 Analyze Powe Supply ejection atio of LDO egulato Based on Accuate Sall Signal Model Po-Yu Kuo*, Gang-Zhi

More information

A CMOS Single Stage Fully Differential OP-Amp with 120 db DC Gain

A CMOS Single Stage Fully Differential OP-Amp with 120 db DC Gain EES 413 Fall 2003 Final Poject Repot 1 MOS Sinle Stae Fully Diffeential OP-mp with 120 d D Gain Xin Jian, Sanhyun Seo and Yumin Lu EES Dept. Univesity of Michian at nn bo, MI bstact sinle stae fully diffeential

More information

ECEN474/704: (Analog) VLSI Circuit Design Spring 2018

ECEN474/704: (Analog) VLSI Circuit Design Spring 2018 ECEN474/704: (Analo) VLSI Circuit Desin Sprin 08 Lecture 6: Output Staes Sam Palermo Analo & Mixed-Sinal Center Texas A&M University Announcements Project eport Due May Email it to me by 5PM Exam 3 is

More information

Lecture 19 ANNOUNCEMENTS. For Problem 4 of HW10, use V DD = 1.8V and V TH = 0.4V Note: Midterm #2 will be held on Thursday 11/15 OUTLINE

Lecture 19 ANNOUNCEMENTS. For Problem 4 of HW10, use V DD = 1.8V and V TH = 0.4V Note: Midterm #2 will be held on Thursday 11/15 OUTLINE Lecture 9 ANNOUNCEMENTS For Proble 4 of HW0, use V DD.8V and V TH 0.4V Note: Midter #2 will be held on Thursday /5 OUTLINE Coon ate stae Source follower ead: Chapter 7.3 7.4 EE05 Fall 2007 Lecture 9, Slide

More information

Control Limits of Three-Phase AC Voltage Controller under Induction Motor Load A. I. Alolah Ali M. Eltamaly R. M. Hamouda

Control Limits of Three-Phase AC Voltage Controller under Induction Motor Load A. I. Alolah Ali M. Eltamaly R. M. Hamouda Contol Liits of Thee-Phase AC Voltage Contolle unde Induction Moto Load A. I. Alolah Ali M. Eltaaly R. M. Haouda Abstact Thyistos ae now widely used in any powe electonics and otos dives applications.

More information

Single Stage Amplifier

Single Stage Amplifier CHAPTE 3 Sle Stae Aplifier Analo IC Analysis and esin 3- Chih-Chen Hsieh Outle. Coon-Source Aplifier. Coon-Source Ap with Source eeneration 3. Coon-ra Aplifier 4. Coon-Gate Aplifier 5. Cascode Aplifier

More information

EE 435. Lecture 5 Spring Fully Differential Single-Stage Amplifier Design

EE 435. Lecture 5 Spring Fully Differential Single-Stage Amplifier Design EE 435 ecture 5 Sprin 06 ully Differential Sinle-Stae mplifier Desin Common-mode operation Desin of basic differential op amp Slew Rate The Reference Op mp Review from last lecture: Determination of op

More information

ECNG3032 Instrumentation Systems. Lecture Note 9

ECNG3032 Instrumentation Systems. Lecture Note 9 ECN303 Instrumentation Systems Lecture Note 9 Sinal Conditionin Part The Dierential Ampliier Many situations require ampliication o voltae erence Thermocouple Dierential Ampliier in in _ o in What is o?

More information

ECEN474: (Analog) VLSI Circuit Design Fall 2012

ECEN474: (Analog) VLSI Circuit Design Fall 2012 ECEN474: (Analo) VLSI Circuit Desin Fall 2012 Lecture 18: OTA Examples Sam Palermo Analo & Mixed-Sinal Center Texas A&M University Announcements No class on Monday Preliminary report still due Monday (11/19)

More information

EE 435. Lecture 5 Spring Fully Differential Single-Stage Amplifier Design

EE 435. Lecture 5 Spring Fully Differential Single-Stage Amplifier Design EE 435 ecture 5 Sprin 06 Fully Differential Sinle-Stae Amplifier Desin Common-mode operation Desin of basic differential op amp Slew Rate The Reference Op Amp Review from last lecture: Where we are at:

More information

Lecture 23. OUTLINE BJT Differential Amplifiers (cont d) Reading: Chapter

Lecture 23. OUTLINE BJT Differential Amplifiers (cont d) Reading: Chapter Lectue 23 OUTLINE BJT Diffeential Amplifies (cont d) ascode diffeential amplifies ommon mode ejection Diffeential pai with active load eading: hapte 0.4 0.6. EE05 Sping 2008 Lectue 23, Slide Pof. Wu, U

More information

Chapter 10 Differential Amplifiers

Chapter 10 Differential Amplifiers Chapter 10 Differential Amplifiers 10.1 General Considerations 10.2 Bipolar Differential Pair 10.3 MOS Differential Pair 10.4 Cascode Differential Amplifiers 10.5 Common-Mode Rejection 10.6 Differential

More information

Lecture 36: MOSFET Common Drain (Source Follower) Amplifier.

Lecture 36: MOSFET Common Drain (Source Follower) Amplifier. Whites, EE 320 Lecture 36 Page 1 of 11 Lecture 36: MOSFET Coon Drain (Source Follower) Aplifier. The third, and last, discrete-for MOSFET aplifier we ll consider in this course is the coon drain aplifier.

More information

Sinusoidal Oscillators

Sinusoidal Oscillators Sinusoidal Oscillatos Signal geneatos: sinusoidal, ectangula, tiangula, TLV, etc. Obtaining a sine wave: tiangle functional tansfome sine sine wave geneation: fequency selective netwok in a feedback loop

More information

Chapter 4. Junction Field Effect Transistor Theory and Applications

Chapter 4. Junction Field Effect Transistor Theory and Applications Chapter 4 Junction Field Effect Transistor Theory and Applications 4.0 ntroduction Like bipolar junction transistor, junction field effect transistor JFET is also a three-terinal device but it is a unipolar

More information

EE 435 Lecture 11. Current Mirror Op Amps -- Alternative perspective -- Loop phase-shift concerns. OTA circuits

EE 435 Lecture 11. Current Mirror Op Amps -- Alternative perspective -- Loop phase-shift concerns. OTA circuits EE 435 Lecture 11 Current Mirror Op Amps -- Alternative perspective -- Loop phase-shift concerns OTA circuits Review from last lecture: Current Mirror Op Amp W/O CMFB DD M : 1 1 : M M meq m1 Often termed

More information

Photovoltaic Mercury Cadmium Telluride Detectors

Photovoltaic Mercury Cadmium Telluride Detectors Photovoltaic Mecuy Cadiu Tellui s Teledyne Judson Technologies LLC Coece Dive Montgoeyville, PA 89 USA Tel: -8-9 Fax: --7 Visit us on the web. ISO 9 Cetified www.teledynejudson.co / J9 PV MCT Opeating

More information

Amplifiers and Feedback

Amplifiers and Feedback 6 A Textbook of Operational Transconductance Aplifier and AIC Chapter Aplifiers and Feedback. INTRODUCTION Practically all circuits using Operational Transconductance Aplifiers are based around one of

More information

Design Of The Miller Opamp

Design Of The Miller Opamp Miller Opamp Desin Of The Miller Opamp The Miller opamp is made up of Input differential stae Simple MOS OTA A second ain stae ommon Source Amplifier The desin of a Miller opamp is beneficial as a learnin

More information

EE 435 Lecture 12. OTA circuits. Cascaded Amplifiers. -- Stability Issues. -- Two-Stage Op Amp Design

EE 435 Lecture 12. OTA circuits. Cascaded Amplifiers. -- Stability Issues. -- Two-Stage Op Amp Design EE 435 Lecture 12 OTA circuits Cascaded Amplifiers -- Stability Issues -- Two-Stae Op Amp Desin Review from last lecture: Current Mirror Op Amp W/O CMFB DD M : 1 1 : M M meq m1 Often termed an OTA I T

More information

Design and Analysis of Soft-Switching Boost Converter

Design and Analysis of Soft-Switching Boost Converter ntenational Reseach Jounal of Enineein and Technoloy (RJET) e-ssn: 95-0056 lume: 0 ssue: 05 May-06 www.ijet.net p-ssn: 95-007 Desin and Analysis of Soft-Switchin Boost Convete Mohit Papika, Akash Gupta

More information

Current Compensation Techniques for Lowvoltage High-performance Current Mirror Circuits

Current Compensation Techniques for Lowvoltage High-performance Current Mirror Circuits Southen Illinois Univesity Cabondale OpenSIUC Aticles Depatment of Electical and Compute Engineeing 7-06 Cuent Compensation Techniques fo Lowvoltage High-pefomance Cuent Mio Cicuits Stefan Leitne Haibo

More information

ECEN474/704: (Analog) VLSI Circuit Design Spring 2016

ECEN474/704: (Analog) VLSI Circuit Design Spring 2016 ECEN474/704: (Analo) LSI Circuit Desin Sprin 016 Lecture 11: Noise Sam Palermo Analo & Mixed-Sinal Center Texas A&M Uniersity Announcements HW3 is due today HW4 is due Mar 30 Exam is on Apr 4 9:10-10:35PM

More information

Chapter 8: FET Amplifiers

Chapter 8: FET Amplifiers Chapte 8: FET plifies Intuctin FETs pie: Excellent ltage gain High input ipeance Lw-pwe cnsuptin G fequency ange Electnic eices an Cicuit They, 10/e bet L. Bylesta an Luis Nashelsky 2 Cpyight 2009 by Peasn

More information

Operational Amplifiers

Operational Amplifiers CHAPTER 9 Operational Amplifiers Analog IC Analysis and Design 9- Chih-Cheng Hsieh Outline. General Consideration. One-Stage Op Amps / Two-Stage Op Amps 3. Gain Boosting 4. Common-Mode Feedback 5. Input

More information

Sliding Mode Control for Half-Wave Zero Current Switching Quasi-Resonant Buck Converter

Sliding Mode Control for Half-Wave Zero Current Switching Quasi-Resonant Buck Converter Sliding Mode Contol fo Half-Wave Zeo Cuent Switching Quasi-Resonant Buck Convete M. Ahmed, Student membe, IEEE, M. Kuisma, P. Silventoinen Abstact This pape focuses on the pactical implementation of sliding

More information

A 1.2V rail-to-rail 100MHz amplifier.

A 1.2V rail-to-rail 100MHz amplifier. University of Michigan, EECS413 Final project. A 1.2V rail-to-rail 100MHz aplifier. 1 A 1.2V rail-to-rail 100MHz aplifier. Mark Ferriss, Junghwan Han, Joshua Jaeyoung Kang, University of Michigan. Abstract

More information

THE UNIVERSITY OF NEW SOUTH WALES. School of Electrical Engineering & Telecommunications

THE UNIVERSITY OF NEW SOUTH WALES. School of Electrical Engineering & Telecommunications THE UNIESITY OF NEW SOUTH WAES School of Electical Engineeing & Telecommunications EE97 POWE EETONIS FO ENEWABE AND DISTIBUTED GENEATION EXAMINATION Session (Supplementay Exam) TIME AOWED: 3 hous TOTA

More information

A simple charge sensitive preamplifier for experiments with a small number of detector channels

A simple charge sensitive preamplifier for experiments with a small number of detector channels A siple charge sensitive preaplifier for experients with a sall nuber of detector channels laudio Arnaboldi and Gianluigi Pessina Istituto Nazionale di Fisica Nucleare (INFN) Università degli Studi di

More information

CA3094, CA3094A, CA3094B

CA3094, CA3094A, CA3094B CA9, CA9A, CA9B Data Sheet April 999 File Number 9. MHz, High Output Current Operational Transconductance Amplifier (OTA) The CA9 is a differential input power control switch/amplifier with auxiliary circuit

More information

A Low Power and High Bandwidth Gm-C Anti Aliasing Filter for DAB Receivers

A Low Power and High Bandwidth Gm-C Anti Aliasing Filter for DAB Receivers Proceedins of the World Conress on Enineerin 00 Vol II WCE 00, June 30 - July, 00, London, U.K. A Low Power and Hih Bandwidth G-C Anti Aliasin Filter for DAB Receiers Mohaad Mehdi Farhad, Sattar Mirzakuchaki

More information

Advanced OPAMP Design

Advanced OPAMP Design Advanced OPAMP Design Two Stage OPAMP with Cascoding To increase the gain, the idea of cascoding can be combined with the idea of cascading. A two stage amplifier with one stage being cascode is possible.

More information

PowerAmp Design. PowerAmp Design PAD188 COMPACT HIGH VOLATGE OP AMP

PowerAmp Design. PowerAmp Design PAD188 COMPACT HIGH VOLATGE OP AMP Preliminary Information PowerAmp Design ev C KEY FEATUES LOW COST SMALL SIZE 31.5mm SQUAE HIGH VOLTAGE 525 VOLTS OUTPUT CUENT 100mA 5 WATT DISSIPATION CAPABILITY 3V/µS SLEW ATE 1mA QUIESCENT CUENT APPLICATIONS

More information

Design of Ultra Wideband Antennas in the Form of Planar Electric or Magnetic Monopoles

Design of Ultra Wideband Antennas in the Form of Planar Electric or Magnetic Monopoles Design of Ulta Wideband Antennas in the Fo of Plana Electic o Magnetic s A. M. Abbosh (), M.E. Bialkowski (), () School of ITEE, Univesity of Queensland, Qld. 407, Austalia abbosh@itee.uq.edu.au Abstact

More information

Discussion #7 Example Problem This problem illustrates how Fourier series are helpful tools for analyzing electronic circuits. Often in electronic

Discussion #7 Example Problem This problem illustrates how Fourier series are helpful tools for analyzing electronic circuits. Often in electronic Discussion #7 Example Poblem This poblem illustates how Fouie seies ae helpful tools fo analyzing electonic cicuits. Often in electonic cicuits we need sinusoids of vaious fequencies But we may aleady

More information

L It indicates that g m is proportional to the k, W/L ratio and ( VGS Vt However, a large V GS reduces the allowable signal swing at the drain.

L It indicates that g m is proportional to the k, W/L ratio and ( VGS Vt However, a large V GS reduces the allowable signal swing at the drain. Field-Effect Transistors (FETs) 3.9 MOSFET as an Aplifier Sall-signal equivalent circuit odels Discussions about the MOSFET transconductance W Forula 1: g = k n ( VGS Vt ) L It indicates that g is proportional

More information

A New Buck-Boost DC/DC Converter of High Efficiency by Soft Switching Technique

A New Buck-Boost DC/DC Converter of High Efficiency by Soft Switching Technique A New Buck-Boost D/D onvete of High Efficiency by Soft Switching Technique Dong-Kul Kwak, Seung-Ho Lee, and Do-Young Jung Pofessional Gaduate School of Disaste Pevention, Kangwon National Univesity, 45-711,

More information

REVIEW TRANSISTOR BIAS CIRCUIT

REVIEW TRANSISTOR BIAS CIRCUIT EVIEW TANSISTO BIAS CICUIT OBJECTIVES Discuss the concept of dc biasing of a transistor for linear operation Analyze voltage-divider bias, base bias, and collectorfeedback bias circuits. Basic troubleshooting

More information

PV Based Resonant Two Inductor Boost Converter for Induction Machine Drive Application

PV Based Resonant Two Inductor Boost Converter for Induction Machine Drive Application Intenational Jounal of Engineeing ends and echnology (IJE) Volue 7 Nube 5 - Septebe 05 PV Based Resonant wo Inducto Boost Convete fo Induction Machine Dive Application Paveen Sebastian, Joole Joseph Ma

More information

EE 435. Lecture 10: Current Mirror Op Amps

EE 435. Lecture 10: Current Mirror Op Amps EE 435 ecture 10: Current Mirror Op mps 1 Review from last lecture: Folded Cascode mplifier DD DD B3 B3 B1 B3 B B B3 DD DD B1 B1 B4 I T QURTER CIRCUIT Op mp Review from last lecture: Folded Cascode Op

More information

RED W 1000mA LED Driver Design Report

RED W 1000mA LED Driver Design Report ed i RED2422 40W 1000mA LED Dive Deign Repot Low-cot Flicke-fee CC LED dive Efficiency 90.7% High Powe Facto >0.9 1.0A 32-40V output Low EMI no CM choke Optimized fo COB/Panel No CM Choke Single Stage

More information

A NEW CMOS DIFFERENTIAL OTRA DESIGN FOR THE LOW VOLTAGE POWER SUPPLIES IN THE SUB-MICRON TECHNOLOGIES

A NEW CMOS DIFFERENTIAL OTRA DESIGN FOR THE LOW VOLTAGE POWER SUPPLIES IN THE SUB-MICRON TECHNOLOGIES A NEW CMOS DIFFERENTIAL OTRA DESIGN FOR THE LOW VOLTAGE POWER SUPPLIES IN THE SUB-MICRON TECHNOLOGIES Alper Duruk 1 Hakan Kuntan 2 e-ail: alper.duruk@st.co e-ail: kuntan@ehb.itu.edu.tr 1 ST Microelectronics

More information

A 100KHz 20MHz source follower continuous time filter for SDR applications

A 100KHz 20MHz source follower continuous time filter for SDR applications A 00KHz 0MHz source follower continuous tie filter for SDR applications SRaasay, SKuaravel and DrBVenkataraani ABSTRACT The source follower based filters are proposed in the literature for wireless LAN

More information

Performance Analysis of Z-Source Inverter Considering Inductor Resistance

Performance Analysis of Z-Source Inverter Considering Inductor Resistance Pefomance Analysis of Z-Souce Invete Consideing Inducto Resistance Fatma A. Khea * and Essam Eddin M. Rashad ** Electic Powe and Machines Engineeing Depatment, Faculty of Engineeing, anta Univesity, anta,

More information

ECEN474: (Analog) VLSI Circuit Design Fall 2011

ECEN474: (Analog) VLSI Circuit Design Fall 2011 ECEN474: (Analog) VLSI Circuit Design Fall 20 Lecture 22: Output Stages Sebastian Hoyos Analog & Mixed-Signal Center Texas A&M University Agenda Output Stages Source Follower (Class A) Push-Pull (Class

More information

ECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers

ECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers ECE 442 Solid State Devices & Circuits 15. Differential Amplifiers Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 442 Jose Schutt Aine 1 Background

More information

PowerAmp Design. PowerAmp Design PAD138 COMPACT HIGH VOLATGE OP AMP

PowerAmp Design. PowerAmp Design PAD138 COMPACT HIGH VOLATGE OP AMP PowerAmp Design COMPACT HIGH VOLTAGE OP AMP ev C KEY FEATUES LOW COST SMALL SIZE 40mm SQUAE HIGH VOLTAGE 200 VOLTS HIGH OUTPUT CUENT 2A PEAK 75 WATT DISSIPATION - 25 WATT DISSIPATION - 30V/µS SLEW ATE

More information

Digital Simulation of FM-ZCS-Quasi Resonant Converter Fed DD Servo Drive Using Matlab Simulink

Digital Simulation of FM-ZCS-Quasi Resonant Converter Fed DD Servo Drive Using Matlab Simulink SERBIAN JOURNAL OF ELECTRICAL ENGINEERING Vol. 6, No. 2, Novembe 2009, 227-237 UDK: 621.314.1:621.376 Digital Simulation of FM-ZCS-Quasi Resonant Convete Fed DD Sevo Dive Using Matlab Simulink Kattamui

More information

EE 435. Lecture 8: High-Gain Single-Stage Op Amps. -folded cascode structures

EE 435. Lecture 8: High-Gain Single-Stage Op Amps. -folded cascode structures EE 435 ecture 8: Hih-Gain Sinle-Stae Op mps -folded cascode structures Review from last lecture: Telescopic ascode Op mp Sinle-ended operation - o 2 o3 o + GB 2 o5 o7 m7 (MFB circuit not shown) This circuit

More information

Crossover Distortion Analysis. Crossover Distortion Analysis. Three Stage Amplifer Crossover Distortion Hole

Crossover Distortion Analysis. Crossover Distortion Analysis. Three Stage Amplifer Crossover Distortion Hole Three tae Aplifer Crossoer istortion Hole Crossoer istortion FET pec sheets Confiurations Applications Acknowledeents: Neaen, onald: Microelectronics Circuit Analysis and esin, 3 rd Edition 6.101 prin

More information

UNIT - II CONTROLLED RECTIFIERS (Line Commutated AC to DC converters) Line Commutated Converter

UNIT - II CONTROLLED RECTIFIERS (Line Commutated AC to DC converters) Line Commutated Converter UNIT - II CONTROLLED RECTIFIERS (Line Coutated AC to DC converters) INTRODUCTION TO CONTROLLED RECTIFIERS Controlled rectifiers are line coutated ac to power converters which are used to convert a fixed

More information

Short-Circuit Fault Protection Strategy of Parallel Three-phase Inverters

Short-Circuit Fault Protection Strategy of Parallel Three-phase Inverters Shot-Cicuit Fault Potection Stategy of Paallel Thee-phase Invetes Hongliang Wang, Membe, IEEE, Xuejun Pei, Membe, IEEE, Yu Chen, Membe, IEEE,Yong Kang College of Electical and Electonics Engineeing Huazhong

More information

Evaluating Power Quality through the Sample Entropy Algorithm

Evaluating Power Quality through the Sample Entropy Algorithm Evaluating Powe Quality though the Saple Entopy Algoith S. Valencia Raíez, J. H. Estada, E. A. Cano Plata Abstact This pape pesents a bief suay of pevious wok, whee a new ethod to easue the powe quality

More information

State-Space Averaged Modeling of a Nonideal Boost Converter.

State-Space Averaged Modeling of a Nonideal Boost Converter. StateSpace Aeaged Modeling of a Nideal Boost ete..a. Nwosu, M.Eng. epatment of Electical Engineeing, Uniesity of Nigeia, Nsukka, Nigeia. Email: cajethannwosu@yahoo.com ABSTAT esignoiented analysis of switching

More information

Minimizing Ringing and Crosstalk

Minimizing Ringing and Crosstalk Minimizing Ringing and Cosstalk By Glen Dash, Ampyx LLC, GlenDash at alum.mit.edu Copyight 1998, 26 Ampyx LLC When viewed on a schematic, a wie is just a wie. Howeve, when isetimes shink to a few nanoseconds

More information

EE 435. Lecture 10: Folded-Cascode Amplifiers Current Mirror Op Amps

EE 435. Lecture 10: Folded-Cascode Amplifiers Current Mirror Op Amps EE 435 ecture 0: Folded-ascode mplifiers urrent Mirror Op mps Where we are at: Basic Op mp Desin Fundamental mplifier Desin Issues Sinle-Stae ow Gain Op mps Sinle-Stae Hih Gain Op mps Other Basic Gain

More information

Cascode Configuration

Cascode Configuration EE 330 Lecture 34 Some dditional nalo Circuits The Cascode Confiuration Darlinton Confiuration Other Special Confiurations The Differential mplifier Cascade mplifiers mplifier Biasin Diital Loic Review

More information

Differential Amplifier with Active Load

Differential Amplifier with Active Load EEEB73 Electronics nalysis & Desin (7) Differential plifier with ctive Loa Learnin Outcoe ble to: Describe active loas. Desin a iff-ap with an active loa to yiel a specifie ifferential-oe voltae ain. Reference:

More information

Radio Frequency and Analog CMOS Integrated Circuit Design Methods for Low-Power Medical Devices with Wireless Connectivity

Radio Frequency and Analog CMOS Integrated Circuit Design Methods for Low-Power Medical Devices with Wireless Connectivity Radio Frequency and Analo OS Interated ircuit Desin ethods for Low-Power edical Deices with Wireless onnectiity A Dissertation Presented by HUN-HSIANG HANG To The Departent of ELETRIAL AND OPUTER ENGINEERING

More information

Solid State Devices & Circuits. 18. Advanced Techniques

Solid State Devices & Circuits. 18. Advanced Techniques ECE 442 Solid State Devices & Circuits 18. Advanced Techniques Jose E. Schutt-Aine Electrical l&c Computer Engineering i University of Illinois jschutt@emlab.uiuc.edu 1 Darlington Configuration - Popular

More information

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE 20 - LAB

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE 20 - LAB The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE 20 - LAB Experiment # 11 MOSFET Amplifiers testing and designing Equipment:

More information

Chapter 6: Operational Amplifier (Op Amp)

Chapter 6: Operational Amplifier (Op Amp) Chapter 6: Operational Amplifier (Op Amp) 6.1 What is an Op Amp? 6.2 Ideal Op Amp 6.3 Nodal Analysis of Circuits with Op Amps 6.4 Configurations of Op Amp 6.5 Cascaded Op Amp 6.6 Op Amp Circuits & Linear

More information

SPT Bit, 40 MSPS, 160mW A/D Converter

SPT Bit, 40 MSPS, 160mW A/D Converter 10-Bit, 40 MSPS, 160mW A/D Converter FEATUES Monolithic 40 MSPS converter 160 mw power dissipation On-chip track-and-hold Single +5 V power supply TTL/CMOS outputs 5 pf input capacitance Low cost Tri-state

More information

ECE 546 Lecture 12 Integrated Circuits

ECE 546 Lecture 12 Integrated Circuits ECE 546 Lecture 12 Integrated Circuits Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine 1 Integrated Circuits IC Requirements

More information

(in Hz) at this bias condition. (in Hz) if the bias current is doubled. C in. 50k

(in Hz) at this bias condition. (in Hz) if the bias current is doubled. C in. 50k Proble bipolar transistor is biased so that I 05, and at this bias and pf 2 F 75 0 a) Fd the frequency The transistor s low-frequency alue of is 00 It is also gien that ( Hz) at this bias condition 5pF

More information

Common Gate Stage Cascode Stage. Claudio Talarico, Gonzaga University

Common Gate Stage Cascode Stage. Claudio Talarico, Gonzaga University Common Gate Stage Cascode Stage Claudio Talarico, Gonzaga University Common Gate Stage The overdrive due to V B must be consistent with the current pulled by the DC source I B careful with signs: v gs

More information

Quad Comparator with Known Power-Up State ADCMP393

Quad Comparator with Known Power-Up State ADCMP393 FEATUES Single-supply voltage operation:.3 to 5.5 ail-to-rail common-mode input voltage range Low input offset voltage across CM: m typical Guarantees comparator output logic low from CC 0.9 to undervoltage

More information

N2-1. The Voltage Source. V = ε ri. The Current Source

N2-1. The Voltage Source. V = ε ri. The Current Source DC Cicuit nalysis The simplest cicuits to undestand and analyze ae those that cay diect cuent (DC). n this note we continue ou study of DC cicuits with the topics of DC voltage and cuent souces, the idea

More information

Hall effect sensors integrated in standard technology and optimized with on-chip circuitry

Hall effect sensors integrated in standard technology and optimized with on-chip circuitry Eu. Phys. J. Appl. Phys. 36, 49 64 (006) DOI: 10.1051/epjap:006100 THE EUOPEAN PHYSICAL JOUNAL APPLIED PHYSICS Hall effect sensos integated in standad technology and optimized with on-chip cicuity J.-B.

More information

Lecture 17. Small AC Signal Model of FET. Wednesday 6/12/2017 FET Small AC Signal Model 1-1

Lecture 17. Small AC Signal Model of FET. Wednesday 6/12/2017 FET Small AC Signal Model 1-1 Lecture 17 Sall AC Signal Model of FET Wednesday 6/12/2017 FET Sall AC Signal Model 1-1 Outline Sall AC Signal Equivalent Circuits for FETs Aplifier Circuits Exaples Introduction to Power Electronics Power

More information

LM2904 LOW POWER DUAL OPERATIONAL AMPLIFIERS. INTERNALLY FREQUENCY COMPENSATED LARGE DC VOLTAGE GAIN : 100dB

LM2904 LOW POWER DUAL OPERATIONAL AMPLIFIERS. INTERNALLY FREQUENCY COMPENSATED LARGE DC VOLTAGE GAIN : 100dB LOW POWE DUAL OPEATIONAL AMPLIFIES INTENALLY FEQUENCY COMPENSATED LAGE DC VOLTAGE GAIN : 1dB WIDE BANDWIDTH (unity gain) : 11MHz (temperature compensated) VEY LOW SUPPLY CUENT/AMPLI (5µA) - ESSENTIALLY

More information

Radiation resistance

Radiation resistance Radiation esistance Antennas ae designed fo effective adiation of electomagnetic enegy. Equivalent cicuit of an antenna I in R input adiation esistance R Repesents adiated enegy input loss esistance R

More information

V is the differential mode input voltage. g

V is the differential mode input voltage. g ICCS2005 CMOS Single-Supply Op-p Design For Hearing id pplication Soon-Suck Jarng*, Lingfen Chen **, You-Jung Kwon * * Departent of Inforation Control & Instruentation, Chosun University, Gwang-Ju, Korea

More information

Lab 2: Common Source Amplifier.

Lab 2: Common Source Amplifier. epartet of Electrical ad Coputer Egieerig Fall 1 Lab : Coo Source plifier. 1. OBJECTIVES Study ad characterize Coo Source aplifier: Bias CS ap usig MOSFET curret irror; Measure gai of CS ap with resistive

More information

VOLTAGE REGULATION OF DISTRIBUTION NETWORKS THROUGH REACTIVE POWER CONTROL

VOLTAGE REGULATION OF DISTRIBUTION NETWORKS THROUGH REACTIVE POWER CONTROL Copyight 22 IFAC 5th Tiennial Wold Congess, Bacelona, Spain VOLTAGE REGULATION OF DISTRIBUTION NETWORKS THROUGH REACTIVE POWER CONTROL G. Tapia (*), A. Tapia (*), R. Ciado (**), J.R. Saenz (***) (*) EUITI-D

More information

Electronically-Controlled Current-Mode Second Order Sinusoidal Oscillators Using MO-OTAs and Grounded Capacitors

Electronically-Controlled Current-Mode Second Order Sinusoidal Oscillators Using MO-OTAs and Grounded Capacitors Circuits and Systems, 20, 2, 6573 doi:0.4236/cs.20.220 Published Online April 20 (http://www.scirp.or/journal/cs) ElectronicallyControlled CurrentMode Second Order Sinusoidal Oscillators Usin MOOTAs and

More information

LM2904 LOW POWER DUAL OPERATIONAL AMPLIFIER + -

LM2904 LOW POWER DUAL OPERATIONAL AMPLIFIER + - LOW POWE DUAL OPEATIONAL AMPLIFIE INTENALLY FEQUENCY COMPENSATED LAGE DC VOLTAGE GAIN : db WIDE BANDWIDTH (unity gain):.mhz (temperature compensated) VEY LOW SUPPLY CUENT/OP (5µA) ESSENTIALLY INDEPENDENT

More information

] (1) Problem 1. University of California, Berkeley Fall 2010 EE142, Problem Set #9 Solutions Prof. Jan Rabaey

] (1) Problem 1. University of California, Berkeley Fall 2010 EE142, Problem Set #9 Solutions Prof. Jan Rabaey University of California, Berkeley Fall 00 EE4, Proble Set #9 Solutions Ain Arbabian Prof. Jan Rabaey Proble Since the ixer is a down-conversion type with low side injection f LO 700 MHz and f RF f IF

More information

Design of an LLC Resonant Converter for Driving Multiple LED Lights Using Current Balancing of Capacitor and Transformer

Design of an LLC Resonant Converter for Driving Multiple LED Lights Using Current Balancing of Capacitor and Transformer Enegies 05, 8, 5-44; doi:0.3390/en8035 Aticle OPEN AESS enegies ISSN 996-073 www.mdpi.com/jounal/enegies Design of an LL Resonant onvete fo Diving Multiple LED Lights Using uent Balancing of apacito and

More information

Fast Response I/O IC610MDL115

Fast Response I/O IC610MDL115 646 Specifications and Wiing Fast Response /O C6MDL5 The Fast Response /o module allows a Seies One o Seies One Plus PC to espond quickly to an input and/o monito vey shot input pulses. The module s fou

More information

Implementing a receiver in a fast data transfer system - A feasibility study

Implementing a receiver in a fast data transfer system - A feasibility study Examensarbete LITH-ITN-ED-EX--03/017--SE Implementing a receiver in a fast data transfer system - A feasibility study Filip Hall Pär Håkansson 2003-10-17 Department of Science and Technology Linköpings

More information

SPT BIT, 25 MSPS, 135 mw A/D CONVERTER

SPT BIT, 25 MSPS, 135 mw A/D CONVERTER FEATUES Monolithic 25 MSPS converter 135 mw power dissipation On-chip track-and-hold Single +5 V power supply TTL/CMOS outputs 5 pf input capacitance Low cost Tri-state output buffers High ESD protection:

More information

Comparative Study of various LNA topologies Used for CMOS LNA Design

Comparative Study of various LNA topologies Used for CMOS LNA Design Compaative Study of vaious LNA topologies Used fo CMOS LNA Design Sunny Gyamlani #1, Sameena Zafa *2, Jigisa Sueja #3, Jiga Chaudhai *4 # Electonics & Communication Depatment, R.G.P.V Univesity,Bhopal,India

More information

Chapter 15 Goals. ac-coupled Amplifiers Example of a Three-Stage Amplifier

Chapter 15 Goals. ac-coupled Amplifiers Example of a Three-Stage Amplifier Chapter 15 Goals ac-coupled multistage amplifiers including voltage gain, input and output resistances, and small-signal limitations. dc-coupled multistage amplifiers. Darlington configuration and cascode

More information

THE ENGINE CONTROL SYSTEM UTILIZES A MICROCOMPUTER AND MAINTAINS OVERALL CONTROL OF THE ENGINE AN OUTLINE OF ENGINE CONTROL IS GIVEN HERE.

THE ENGINE CONTROL SYSTEM UTILIZES A MICROCOMPUTER AND MAINTAINS OVERALL CONTROL OF THE ENGINE AN OUTLINE OF ENGINE CONTROL IS GIVEN HERE. ENINE CONTO THE ENINE CONTO SYSTEM UTIIZES A MICOCOMUTE AND MAINTAINS OVEA CONTO OF THE ENINE AN OUTINE OF ENINE CONTO IS IVEN HEE.. INUT SINAS () ATE TEM. SINA SYSTEM THE ATE TEM. SENSO DETECTS THE ENINE

More information

DESIGN OF SECOND ORDER BUTTERWORTH HIGHPASS FILTER USING CMOS TECHNOLOGY

DESIGN OF SECOND ORDER BUTTERWORTH HIGHPASS FILTER USING CMOS TECHNOLOGY ISSN (Print ) : 2614-4867 ISSN (Online) : 2614-4859 DESIGN OF SECOND ORDER BUTTERWORTH HIGHPASS FILTER USING CMOS TECHNOLOGY 11 Anraini Puspita Sari, Aun Darmawansyah, M. Julius St. Abstract The research

More information

BIDIRECTIONAL DC-DC CONVERTER WITH FUZZY CONTROLLER FOR BATTERY HYBRID POWER GENERATORS

BIDIRECTIONAL DC-DC CONVERTER WITH FUZZY CONTROLLER FOR BATTERY HYBRID POWER GENERATORS BDRECTONA DC-DC CONVERTER WTH FUZZY CONTROER FOR BATTERY HYBRD POWER GENERATORS Sonali M. Deshukhd 1, Pof.R. A. Meti Rajaabapu nstitute of Technology, Rajaanaga, slapu, Sangli (MS), Eail: sonalideshukh090693@gail.co

More information

DC Micro-Grid Contactless Power Supply System with Load Detecting Control Method

DC Micro-Grid Contactless Power Supply System with Load Detecting Control Method MicroGrid ontactless Power upply yste with Load etectin ontrol Method on Xu, a, eiji Hashioto,b and Wei Jian,c ivision of Electronics and inforatics, Guna University, Kiryu, Guna, Japan epartent of Electrical

More information

High Dynamic Performance Programmed PWM Control of a Multilevel Inverter with Capacitor DC Sources

High Dynamic Performance Programmed PWM Control of a Multilevel Inverter with Capacitor DC Sources High Dynamic Pefomance Pogammed PWM Contol of a Multileel Inete with Capacito DC Souces John N. Chiasson, hong Du, Buak Özpineci, and Leon M. olbet Abstact A cascade multileel inete consisting of a standad

More information

EEEE 381 Electronics I

EEEE 381 Electronics I EEEE 381 Electronics I Lab #5: Two-Stage CMOS Op-Amp Oeriew In this lab we will expand on the work done in Lab #4, which introduced the actiely-loaded differential pair. A second stage that is comprised

More information

HISTORY AND PROGRESS OF THE TOW THOMAS BI-QUADRATIC FILTER. PART I. GENERATION AND OP AMP REALIZATIONS

HISTORY AND PROGRESS OF THE TOW THOMAS BI-QUADRATIC FILTER. PART I. GENERATION AND OP AMP REALIZATIONS Jounal of icuits, Systems, and omputes Vol. 7, No. (2008) 33 54 c Wold Scientific Publishing ompany HISTOY ND POGESS OF THE TOW THOMS BIQUDTI FILTE. PT I. GENETION ND OP MP ELIZTIONS HMED M. SOLIMN Electonics

More information

HI Bit, 500 MSPS, Flash A/D Converter. Features. Description. Ordering Information. Applications

HI Bit, 500 MSPS, Flash A/D Converter. Features. Description. Ordering Information. Applications August 997 8-Bit, 500 MSPS, Flash A/D Converter Features Differential Linearity Error............... ±0.5 LSB Integral Linearity Error.................. ±0.7 LSB Built-In Integral Linearity Compensation

More information

UC184xA / 284xA / 384xA

UC184xA / 284xA / 384xA UC14xA / 24xA / 4xA C UENT M ODE PWM C ONTOLLE T HE I NFINITE P OWE OF I NNOVATION P ODUCTION D ATA S HEET DESCIPTION The UC14xA family of control ICs provides all the necessary features to implement off-line

More information

Chapter Goal. Zulfiqar Ali

Chapter Goal. Zulfiqar Ali Chapter Goal Understand behaior and characteristics of ideal differential and op amps. Demonstrate circuit analysis techniques for ideal op amps. Characterize inerting, non-inerting, summing and instrumentation

More information

CHAPTER 2. Consider figures 1(a)-(b) which depict the basic configuration of a BJT, and an MOS current source, respectively.

CHAPTER 2. Consider figures 1(a)-(b) which depict the basic configuration of a BJT, and an MOS current source, respectively. CHAPTER In this chapter we shall present additional (oer those in Electronics-I course) electronic circuits that are used as subsystems in a larer electronic system, especially in connection with interated

More information