] (1) Problem 1. University of California, Berkeley Fall 2010 EE142, Problem Set #9 Solutions Prof. Jan Rabaey

Size: px
Start display at page:

Download "] (1) Problem 1. University of California, Berkeley Fall 2010 EE142, Problem Set #9 Solutions Prof. Jan Rabaey"

Transcription

1 University of California, Berkeley Fall 00 EE4, Proble Set #9 Solutions Ain Arbabian Prof. Jan Rabaey Proble Since the ixer is a down-conversion type with low side injection f LO 700 MHz and f RF f IF 00 MHz. (a) The current I through a MOSFET in saturation is given as 800 MHz, so that I µc ox W L (V GS V th ) where µ is the obility, C ox the oxide capacitance, W, L the diensions of the transistor, V GS the gate source voltage and V th the threshold voltage of the transistor. Fro the expression we note that due to the Square law nature of the device a cross ter.v GS.V th is generated. If V GS is the LO input and V th is ade proportional to the RF input, we can get a ixing product corresponding to the IF ter at the output. (b) In order to nd the conversion gain, we need to rst write the threshold voltage as a function of the RF input. We know that V th V to + γ( Φ f + V SB Φ f ) According to the SPICE level odel, Φ Φ f. Therefore, V th V to + γ( Φ + V SB Φ) V th V to + γ Φ( + V SB Φ ) In the proble V SB A RF sin(ω RF t). Since the aplitude A RF 50 V is uch saller than Φ 600 V, we can use the Binoial expansion and neglect the higher order ters. Therefore, we have V th V to + γ Φ( + V SB Φ ) V th V to + γ V SB Φ V th V to + γ A RF sin(ω RF t) Φ Also, we have V GS V bias + A LO sin(ω LO t), where V bias 0.7 V. As the MOS is described by a second order syste, we can now copute the total current and not ake any additional approxiation for the LO side (in addition to what we have done for the RF side). Hence, the current through the MOSFET is [ W I µc ox V bias + A LO sin(ω LO t) V to γ A ] RF sin(ω RF t) L Φ W I µc ox L [A LOsin (ω LO t) + γ A RF sin (ω RF t) + (V bias V to ) + (V bias V to )A LO sin(ω LO t) 4Φ (V bias V to )γ A RF sin(ω RF t) A LO sin(ω LO t)γ A RF sin(ω RF t) ] () Φ Φ

2 Fro (), the ixing product is given as Hence, the conversion gain W I ix µc ox L A γ LOA RF Φ sin[(ω RF ω LO )t] G conv,i I ix A RF W µc ox L A γ LO Φ We could also dene the conversion gain in ters of output voltage divided by the input voltage for which the output low frequency pole needs to be taken into account. To calculate this, we rst nd the output voltage v o,if G conv,i + ω IF R L C L A RF Using kω, C L 800 ff, W 8 µ, L 0.5 µ, γ 0.5, A LO 00 V, Φ 0.6 V, µ 40 c /Vs and C ox 4ɛ0 t ox F/, we get 9 and G conv,i ( ) ( ) µS v o,if 63.98µS 000Ω + (π00mhz 000Ω 800f) 0.05 V.858 V Hence, the conversion gain dened in ters of voltage is given as G conv,v v o,if v i,rf (c) Fro (), the LO coponent of the current is Substituting the values Therefore, the LO leakage to the output.858 V 50 V I LO µc ox W L (V bias V to )A LO v o,lo I LO 79.9µA I LO + ω LO R L C L Using the values we get The RF coponent of current fro () is v o,lo.68 V I RF µc ox W L (V bias V to )γ A RF Φ Substituting the values Therefore, the LO leakage to the output I RF 6.398µA v o,lo I RF + ω RF R L C L

3 Using the values we get v o,rf.544 V (d) Figure shows the output current spectru of the ixer. The output current at the IF is 3.6µA for a 50 V signal. Hence, the conversion gain is G conv 3.6µA 0.05 V 6.3µS This value atches very well with our analytical calculations. Figure : Output current spectru Figure shows the output spectru of the ixer. The IF output voltage, RF and LO leakage all atch well with our calculations. Figure : Output voltage spectru (e) The agnitude of the voltage applied at the RF port is liited. If the aplitude exceeds the cuto voltage of the source-bulk diode, the device gets forward biased. Also, since the RF input is injected through the bulk, the conversion gain is liited. This is because g b g. 3

4 Proble Vdd C L v IF, v IF, p v LO, p I I I 3 I 4 v LO, v LO, p 00Ω : C L L C RF L L L 3 L 3 V bias I 0 V bias Figure 3: Down-conversion double balanced Gilbert ixer Figure 3 shows the circuit diagra of the down-conversion ixer. Assuing that the LO transistors act like ideal switches (i.e. the LO drive is large) with a switching function, we can write the current through the transistors as a product of the switching function and the RF current. For exaple, for the current I, the current fro the RF transistors includes the DC coponent plus the sall + A eff g V s sin(ω RF t), where A eff is the eective gain fro the RF source to the base- I signal coponent i.e. 0 eitter voltage of the BJT, g the transconductance of the RF transistors and V s is the dierential input RF swing. This current is switched using a Square wave s(t) which has a Fourier series s(t) + π {sin(ω LOt) + 3 sin(3ω LOt) + 5 sin(3ω LOt) +...} Thus, or I s(t)[ I 0 + A eff g V s sin(ω RF t)] I [ + π {sin(ω LOt) + 3 sin(3ω LOt) + 5 sin(3ω LOt) +...}][ I 0 + A V s eff g sin(ω RF t)] () Siilarly, we can write the current through the other branches taking into consideration their switching functions. I 3 [ π {sin(ω LOt) + 3 sin(3ω LOt) + 5 sin(3ω LOt) +...}][ I 0 A eff g V s sin(ω RF t)] (3) I [ π {sin(ω LOt) + 3 sin(3ω LOt) + 5 sin(3ω LOt) +...}][ I 0 + A eff g V s sin(ω RF t)] (4) I 4 [ + π {sin(ω LOt) + 3 sin(3ω LOt) + 5 sin(3ω LOt) +...}][ I 0 A V s eff g sin(ω RF t)] (5) The output dierential voltage is given as v out [(I + I 3 ) (I + I 4 )]Z out 4

5 where Z out + (ωrl C L ) I I 4 [ + π {sin(ω LOt) + 3 sin(3ω LOt) + 5 sin(3ω LOt) +...}][A eff g V s sin(ω RF t)] I 3 I [ π {sin(ω LOt) + 3 sin(3ω LOt) + 5 sin(3ω LOt) +...}][A eff g V s sin(ω RF t)] Therefore, v out [ 4 π {sin(ω LOt) + 3 sin(3ω LOt) + 5 sin(3ω LOt) +...}][A eff g V s sin(ω RF t)] (6) + (ωrl C L ) The output voltage corresponding to the IF is given v IF π A eff g V s sin[(ω LO ω RF )t] + (ωif C L ) The output power is therefore The input power Therefore, the power gain is v IF P out P in (V S ) R S V S 6R S G P P out P in 4v IF V S. R S [ ] 4( π ) A eff g R L. R S + (ωif C L ) Here R S 50Ω, 00Ω, C L 0pF, G P 0 0 db and Therefore, This gives g 0.5I 0 V T 0.5 5A S [ ] 0 4( π ) A eff (96.5 S) (π00mhz 00 0pF) 00 A eff We now need to nd A eff in ters of the atching network paraeters. For this consider Figure 4. Here, we assue that the L in the second part of the circuit is used to resonate out the reactive coponents. This leaves us with a real ipedance which is atched to 50Ω using an L-atch circuit consisting of C and L 3. There are any other ways to design this atching network part. For e.g. the L-atch can also be absorbed into the second stage. Any design which atches the input to 50Ω satisfying the given power gain specications will receive full credit. In Figure 4(a), we consider the rst part of the circuit. The resistance values at resonance (GHz) are shown. Hence, we have v y V S 4. With a atching network quality factor Q M, the voltage v x at resonance is v x v y ( + jq M ) V S 4 ( + jq M ) 5

6 R where Q M H RS. Therefore, v x V S + Q M 4 V S 4 RH R S R s R H R s R s v y C v x L R s v y C vx R s v s L 3 v s L 3 (a) R s R H R s v y C v x L C eff L v s L 3 + v gs - R H (b) Figure 4: Matching network circuit Now consider Figure 4(b) and consider the second part of the circuit. Here, C eff C gs + C gd g τ f + C jeo + C jc 96.5S 6.4ps + 0fF + 60fF 95.36fF We get this approxiation fro Figure 5(a). Note we can also use the Miller approxiation as shown in Figure 5(b). This changes the answer slightly. 6

7 /g /g /g v i C gd v y v i v i i y C gs g (v i -v x ) C gd C gs +C gd g (v i -v x ) C gs +C gd g (v i -v x ) v x v y ~-v i +v x i y ~sc gd (v i +v i -v x ) v x v x L L L (a) /g /g /g v i C gd v y v i v i i y C gs g (v i -v x ) C gd C gs g (v i -v x ) C gs g (v i -v x ) v x v y ~-v i +v x i y ~sc gd (v i +v i -v x ) v x v x L L L (b) Figure 5: Capacitance approxiation Hence, Also, we can neglect r π because at GHz, and ω T g C eff 96.5S 95.36fF rad/s r π β g S.56kΩ ω RF C eff πghz 95.36fF 74Ω For the second part of the circuit if we denote the quality factor as Q, then (L + L )ω RF R H Q Therefore, v gs v x Q V S 4 At the RF frequency, L + L resonates with C eff. RH R S (L + L )ω RF R H 7

8 Therefore, Fro this expression, v gs V S RH 4 R S V S 4 ω RF R H C eff RS R H ω RF C eff A eff v gs V S R S R H ω RF C eff With ω RF π.ghz, C eff 95.36fF, R S 50Ω, we get For atching, Also, since L + L resonates at RF, R H 439.3Ω L R H nH ω T L + L ωrf C eff (πghz) 95.36fF 7.67 nh This gives L 3.49nH RH Q M R S R H L 3 ω RF Q M (πghz) nh Therefore, L 3 C L 3 + Q. nh M ω RF L 3.4 pf Assuing a drop of 0.5 V across the current source (because in practice it will be ipleent by another transistor) and a drop of 0.7 V across the RF transistor, we choose V bias. V. Assue a V CE 0.6 V across the RF transistor and a noinal V BE 0.7 V, choose V bias.8 V. (b) For siulation an LO aplitude of 500 V was used to switch the transistors. The RF aplitude unless entioned was set at 0 V. Figure 6 shows the output and input power of the ixer. The power gain fro the RF to IF is found to be 53.4 ( 6.7) 9.46 db close to our required value of 0 db. 8

9 Figure 6: Down conversion power gain of the ixer. Plot shows the output and input power. (c) Figure 7 and 8 show the input ipedance and the reection coecient at the RF port respectively. The RF port is well atched to 00Ω with an S 7 db at GHz. Figure 7: Input ipedance at the RF port 9

10 Figure 8: S at the RF port (d) Figure 9 shows the spectru of the voltage and current with an LO aplitude 500 V. The large signal LO input ipedance is found to be Z LO 0.5 V 864.7µA 578Ω Please note that your answer ay vary slightly depending on the LO aplitude you have used. All correct approaches will receive full credit. Figure 9: Spectru at the LO input - voltage and current (e) Fro (6), we can see that both the RF and LO leakage for this topology is zero. That is why it is called a Double Balanced ixer. Figure 0 shows the output voltage spectru. It is clear that the output levels of the RF and LO are very low. 0

11 Figure 0: Output voltage spectru (f) In order to calculate the noise fro the devices, we assue that the LO transistor are hard switches so that they donot contribute to the output noise. Referring to Figure, we have noise sources fro the base and collector currents of the RF transistors and fro the input port resistance. The noise of the load resistances are neglected because these are considered in the stages subsequent to the ixer. Vdd C L v IF, v IF, p v LO, p I I I 3 I 4 v LO, v LO, p 00Ω : C L Q0 Q L C i c i c RF i b L L L 3 L 3 i b V bias I 0 V bias Figure : Circuit diagra for noise calculation

12 Noise fro the RF Port resistance The voltage gain fro the RF port is given as A V π A eff g + (ωif C L ) S π Note that the input noise is bandpass ltered so there will not be any excess noise added due to noise folding. Therefore, the output spectral density due to the input resistance : S vo,rs 4k B T (R s ) (A V ) V /Hz Noise fro the Collector current of the RF transistors The total noise at the output ust be calculated taking into account noise folding. If we split the RF transistor noise sources as ic ic and ic ic for analyzing it dierentially, the total noise current at the output is given as : i o [ s(t)( i c i c ) + s(t)( i c i c ) s(t)( i c i c ) s(t)( i ] c i c ) where s(t) [ + π {sin(ω LOt) + 3 sin(3ω LOt) + 5 sin(3ω LOt) +...}] s(t) [ π {sin(ω LOt) + 3 sin(3ω LOt) + 5 sin(3ω LOt) +...}] We have the factor of in front because only the collector current goes to the output as the ixer is degenerated with inductors. Upon siplifying we get the total noise at the output as S vo,ic 4( [ π ) + ( 3 ) + ( ] [ ] S 5 ) +... ic + (ωif C L ) 4 Each of the ters, ( 3 ), ( 5 ),... indicates the gain fro the sidebands. The current noise spectral density due to the collector current is given as : S i c Noise fro all the sidebands : qi c A 8 0 A /Hz S vo,ic Noise fro the st sideband alone is found to be V /Hz S vo,ic, V /Hz Noise fro the st and nd sideband alone is found to be S vo,ic, V /Hz Noise fro the st, nd and 3rd sideband is found to be S vo,ic, V /Hz

13 Noise fro the Base current of the RF transistors In order to nd the noise fro the base current we need to nd the transfer function fro i b to the output. The transfer function between the collector current and i b is : i c g [R H + jω(l + L )] + jωl (g + jωc π ) + jωc π (R H + jωl ) i b Note that this transfer function is low pass in nature and hence only the noise fro the rst sideband reaches the output. At the RF frequency of GHz, substituting the values : i c 9i b The current noise spectral density due to the collector current is given as : S i b qi b q I c β A A /Hz 50 The output noise due to i b and i b is given as S vo,ib 4( π ) [ V /Hz + (ωif C L ) ] (9) S ib (g) Figure shows the siulated output noise of the ixer with one sideband, two sideband and three sideband. Note that the sidebands occur at frequencies f lo, 3f lo and 5f lo. We notice very little change between the siulations. This because the noise fro the input port doinates as shown in Figure 3 and is also apparent fro our calculations. It is also worth noticing that the calculated values are slightly ore than those fro siulation. The reasons for these can be attributed to the fact that in our calculations we assued a Square wave LO drive and also we did not consider ltering at the interediate nodes (like the drain of the RF transistors) which reduce the total noise reaching the output. Figure 4 shows the siulated noise gure of the ixer. The noise gure is found to be 3.3 db at 00 MHz. Figure : Siulated noise of the ixer with dierent sidebands 3

14 Figure 3: Siulated noise contribution fro various sources. R4 is the input PORT resistance, Q0 and Q the RF transistors 4

15 Figure 4: Siulated noise gure of the ixer (h) Figure 5 shows the output spectru for three dierent aplitudes. The RF tones had a frequency of GHz ± MHz. Figure 6 shows the IIP3 of the ixer. The IIP3 is found to be 5 dbv 77.8 V. Figure 5: Siulated output spectru for RF aplitudes of 0 V,5 V and.5 V 5

16 40 0 Output Aplitude per tone (dbv) Fundaental Distortion X: 5.0 Y: Input Aplitude per tone (dbv) Figure 6: IIP3 of the ixer 6

ELEC2202 Communications Engineering Laboratory Frequency Modulation (FM)

ELEC2202 Communications Engineering Laboratory Frequency Modulation (FM) ELEC Counications Engineering Laboratory ---- Frequency Modulation (FM) 1. Objectives On copletion of this laboratory you will be failiar with: Frequency odulators (FM), Modulation index, Bandwidth, FM

More information

(in Hz) at this bias condition. (in Hz) if the bias current is doubled. C in. 50k

(in Hz) at this bias condition. (in Hz) if the bias current is doubled. C in. 50k Proble bipolar transistor is biased so that I 05, and at this bias and pf 2 F 75 0 a) Fd the frequency The transistor s low-frequency alue of is 00 It is also gien that ( Hz) at this bias condition 5pF

More information

L It indicates that g m is proportional to the k, W/L ratio and ( VGS Vt However, a large V GS reduces the allowable signal swing at the drain.

L It indicates that g m is proportional to the k, W/L ratio and ( VGS Vt However, a large V GS reduces the allowable signal swing at the drain. Field-Effect Transistors (FETs) 3.9 MOSFET as an Aplifier Sall-signal equivalent circuit odels Discussions about the MOSFET transconductance W Forula 1: g = k n ( VGS Vt ) L It indicates that g is proportional

More information

Chapter 6. POWER AMPLIFIERS

Chapter 6. POWER AMPLIFIERS hapter 6. OWER AMFERS An aplifying syste usually has several cascaded stages. The input and interediate stages are sall signal aplifiers. Their function is only to aplify the input signal to a suitable

More information

Current Mirrors. Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4-1

Current Mirrors. Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4-1 Current Mirrors Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4- 郭泰豪, Analog C Design, 08 { Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4- 郭泰豪, Analog C Design, 08 { Current Source and Sink Symbol

More information

Multimode 2.4 GHz Front-End with Tunable g m -C Filter. Group 4: Nick Collins Trevor Hunter Joe Parent EECS 522 Winter 2010

Multimode 2.4 GHz Front-End with Tunable g m -C Filter. Group 4: Nick Collins Trevor Hunter Joe Parent EECS 522 Winter 2010 Multimode 2.4 GHz Front-End with Tunable g m -C Filter Group 4: Nick Collins Trevor Hunter Joe Parent EECS 522 Winter 2010 Overview Introduction Complete System LNA Mixer Gm-C filter Conclusion Introduction

More information

The Miller Approximation. CE Frequency Response. The exact analysis is worked out on pp of H&S.

The Miller Approximation. CE Frequency Response. The exact analysis is worked out on pp of H&S. CE Frequency Response The exact analysis is worked out on pp. 639-64 of H&S. The Miller Approximation Therefore, we consider the effect of C µ on the input node only V ---------- out V s = r g π m ------------------

More information

Lecture 17: BJT/FET Mixers/Mixer Noise

Lecture 17: BJT/FET Mixers/Mixer Noise EECS 142 Lecture 17: BJT/FET Mixers/Mixer Noise Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California, Berkeley EECS 142 Lecture

More information

A Novel Frequency Independent Simultaneous Matching Technique for Power Gain and Linearity in BJT amplifiers

A Novel Frequency Independent Simultaneous Matching Technique for Power Gain and Linearity in BJT amplifiers A Novel requency Independent iultaneous Matching Technique for Power Gain and Linearity in BJT aplifiers Mark P. van der Heijden, Henk. de Graaff, Leo. N. de Vreede Laboratory of Electronic oponents, Technology

More information

Single-Stage Integrated- Circuit Amplifiers

Single-Stage Integrated- Circuit Amplifiers Single-Stage Integrated- Circuit Amplifiers Outline Comparison between the MOS and the BJT From discrete circuit to integrated circuit - Philosophy, Biasing, etc. Frequency response The Common-Source and

More information

CMOS Cascode Transconductance Amplifier

CMOS Cascode Transconductance Amplifier CMOS Cascode Transconductance Amplifier Basic topology. 5 V I SUP v s V G2 M 2 iout C L v OUT Device Data V Tn = 1 V V Tp = 1 V µ n C ox = 50 µa/v 2 µ p C ox = 25 µa/v 2 λ n = 0.05 V 1 λ p = 0.02 V 1 @

More information

Exam 1 ECE 410 Fall 2002

Exam 1 ECE 410 Fall 2002 NAME: Exa 1 ECE 410 Fall 2002 During this exa you are allowed to use a calculator and the equations sheet provided. You are not allowed to speak to or exchange books, papers, calculators, etc. with other

More information

DESIGN OF TRANSFORMER BASED CMOS ACTIVE INDUCTANCES

DESIGN OF TRANSFORMER BASED CMOS ACTIVE INDUCTANCES roceedings of the 5th WSEAS Int. Conf. on Microelectronics, Nanoelectronics, Optoelectronics, rague, Czech epublic, March -4, 6 (pp64-69) DESIGN OF TANSFOME BASED CMOS ACTIVE INDUCTANCES G.SCANDUA, C.CIOFI

More information

A 1.2V rail-to-rail 100MHz amplifier.

A 1.2V rail-to-rail 100MHz amplifier. University of Michigan, EECS413 Final project. A 1.2V rail-to-rail 100MHz aplifier. 1 A 1.2V rail-to-rail 100MHz aplifier. Mark Ferriss, Junghwan Han, Joshua Jaeyoung Kang, University of Michigan. Abstract

More information

Multistage Amplifiers

Multistage Amplifiers Multistage Amplifiers Single-stage transistor amplifiers are inadequate for meeting most design requirements for any of the four amplifier types (voltage, current, transconductance, and transresistance.)

More information

Lecture 36: MOSFET Common Drain (Source Follower) Amplifier.

Lecture 36: MOSFET Common Drain (Source Follower) Amplifier. Whites, EE 320 Lecture 36 Page 1 of 11 Lecture 36: MOSFET Coon Drain (Source Follower) Aplifier. The third, and last, discrete-for MOSFET aplifier we ll consider in this course is the coon drain aplifier.

More information

MICROELECTRONIC CIRCUIT DESIGN Third Edition

MICROELECTRONIC CIRCUIT DESIGN Third Edition MICROELECTRONIC CIRCUIT DESIGN Third Edition Richard C. Jaeger and Travis N. Blalock Answers to Selected Problems Updated 1/25/08 Chapter 1 1.3 1.52 years, 5.06 years 1.5 1.95 years, 6.46 years 1.8 113

More information

Quiz2: Mixer and VCO Design

Quiz2: Mixer and VCO Design Quiz2: Mixer and VCO Design Fei Sun and Hao Zhong 1 Question1 - Mixer Design 1.1 Design Criteria According to the specifications described in the problem, we can get the design criteria for mixer design:

More information

BJT Circuits (MCQs of Moderate Complexity)

BJT Circuits (MCQs of Moderate Complexity) BJT Circuits (MCQs of Moderate Complexity) 1. The current ib through base of a silicon npn transistor is 1+0.1 cos (1000πt) ma. At 300K, the rπ in the small signal model of the transistor is i b B C r

More information

Week 7: Common-Collector Amplifier, MOS Field Effect Transistor

Week 7: Common-Collector Amplifier, MOS Field Effect Transistor EE 2110A Electronic Circuits Week 7: Common-Collector Amplifier, MOS Field Effect Transistor ecture 07-1 Topics to coer Common-Collector Amplifier MOS Field Effect Transistor Physical Operation and I-V

More information

NAME: Last First Signature

NAME: Last First Signature UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 130: IC Devices Spring 2003 FINAL EXAMINATION NAME: Last First Signature STUDENT

More information

Preliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B

Preliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B Preliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B Problem 1. Consider the following circuit, where a saw-tooth voltage is applied

More information

Amplifiers and Feedback

Amplifiers and Feedback 6 A Textbook of Operational Transconductance Aplifier and AIC Chapter Aplifiers and Feedback. INTRODUCTION Practically all circuits using Operational Transconductance Aplifiers are based around one of

More information

Current Supply Topology. CMOS Cascode Transconductance Amplifier. Basic topology. p-channel cascode current supply is an obvious solution

Current Supply Topology. CMOS Cascode Transconductance Amplifier. Basic topology. p-channel cascode current supply is an obvious solution CMOS Cascode Transconductance Amplifier Basic topology. Current Supply Topology p-channel cascode current supply is an obvious solution Current supply must have a very high source resistance r oc since

More information

Integrated Circuit Amplifiers. Comparison of MOSFETs and BJTs

Integrated Circuit Amplifiers. Comparison of MOSFETs and BJTs Integrated Circuit Amplifiers Comparison of MOSFETs and BJTs 17 Typical CMOS Device Parameters 0.8 µm 0.25 µm 0.13 µm Parameter NMOS PMOS NMOS PMOS NMOS PMOS t ox (nm) 15 15 6 6 2.7 2.7 C ox (ff/µm 2 )

More information

Low Flicker Noise Current-Folded Mixer

Low Flicker Noise Current-Folded Mixer Chapter 4 Low Flicker Noise Current-Folded Mixer The chapter presents a current-folded mixer achieving low 1/f noise for low power direct conversion receivers. Section 4.1 introduces the necessity of low

More information

ECE315 / ECE515 Lecture 7 Date:

ECE315 / ECE515 Lecture 7 Date: Lecture 7 ate: 01.09.2016 CG Amplifier Examples Biasing in MOS Amplifier Circuits Common Gate (CG) Amplifier CG Amplifier- nput is applied at the Source and the output is sensed at the rain. The Gate terminal

More information

ETI , Good luck! Written Exam Integrated Radio Electronics. Lund University Dept. of Electroscience

ETI , Good luck! Written Exam Integrated Radio Electronics. Lund University Dept. of Electroscience und University Dept. of Electroscience EI170 Written Exam Integrated adio Electronics 2010-03-10, 08.00-13.00 he exam consists of 5 problems which can give a maximum of 6 points each. he total maximum

More information

Experiment 7: Frequency Modulation and Phase Locked Loops October 11, 2006

Experiment 7: Frequency Modulation and Phase Locked Loops October 11, 2006 Experient 7: Frequency Modulation and Phase ocked oops October 11, 2006 Frequency Modulation Norally, we consider a voltage wave for with a fixed frequency of the for v(t) = V sin(ω c t + θ), (1) where

More information

Advanced Operational Amplifiers

Advanced Operational Amplifiers IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage

More information

A simple charge sensitive preamplifier for experiments with a small number of detector channels

A simple charge sensitive preamplifier for experiments with a small number of detector channels A siple charge sensitive preaplifier for experients with a sall nuber of detector channels laudio Arnaboldi and Gianluigi Pessina Istituto Nazionale di Fisica Nucleare (INFN) Università degli Studi di

More information

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; Chapter 3 Field-Effect Transistors (FETs) 3.1 Introduction Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; The concept has been known

More information

Session 2 MOS Transistor for RF Circuits

Session 2 MOS Transistor for RF Circuits Session 2 MOS Transistor for RF Circuits Session Speaker Chandramohan P. Session Contents MOS transistor basics MOS equivalent circuit Single stage amplifiers Opamp design Session objectives To understand

More information

SAMPLE FINAL EXAMINATION FALL TERM

SAMPLE FINAL EXAMINATION FALL TERM ENGINEERING SCIENCES 154 ELECTRONIC DEVICES AND CIRCUITS SAMPLE FINAL EXAMINATION FALL TERM 2001-2002 NAME Some Possible Solutions a. Please answer all of the questions in the spaces provided. If you need

More information

Designing a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004

Designing a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004 Designing a 960 MHz CMOS LNA and Mixer using ADS EE 5390 RFIC Design Michelle Montoya Alfredo Perez April 15, 2004 The University of Texas at El Paso Dr Tim S. Yao ABSTRACT Two circuits satisfying the

More information

BJT Amplifier. Superposition principle (linear amplifier)

BJT Amplifier. Superposition principle (linear amplifier) BJT Amplifier Two types analysis DC analysis Applied DC voltage source AC analysis Time varying signal source Superposition principle (linear amplifier) The response of a linear amplifier circuit excited

More information

PREDICTING SOUND LEVELS BEHIND BUILDINGS - HOW MANY REFLECTIONS SHOULD I USE? Apex Acoustics Ltd, Gateshead, UK

PREDICTING SOUND LEVELS BEHIND BUILDINGS - HOW MANY REFLECTIONS SHOULD I USE? Apex Acoustics Ltd, Gateshead, UK PREDICTING SOUND LEVELS BEHIND BUILDINGS - HOW MANY REFLECTIONS SHOULD I USE? W Wei A Cooke J Havie-Clark Apex Acoustics Ltd, Gateshead, UK Apex Acoustics Ltd, Gateshead, UK Apex Acoustics Ltd, Gateshead,

More information

Relation between C/N Ratio and S/N Ratio

Relation between C/N Ratio and S/N Ratio Relation between C/N Ratio and S/N Ratio In our discussion in the past few lectures, we have coputed the C/N ratio of the received signals at different points of the satellite transission syste. The C/N

More information

Analysis and Design of Single-ended Inductivelydegenerated Interstage Matched Common-source Cascode CMOS LNA

Analysis and Design of Single-ended Inductivelydegenerated Interstage Matched Common-source Cascode CMOS LNA International Journal of Research in Advent Technology, Vol.3, No.12, Deceber 2015 Analysis and Design of Single-ended Inductivelydegenerated Interstage Matched Coon-source Cascode CMOS LNA Rohit Kuar

More information

Homework Assignment 05

Homework Assignment 05 Homework Assignment 05 Question (2 points each unless otherwise indicated)(20 points). Estimate the parallel parasitic capacitance of a mh inductor with an SRF of 220 khz. Answer: (2π)(220 0 3 ) = ( 0

More information

Homework Assignment 12

Homework Assignment 12 Homework Assignment 12 Question 1 Shown the is Bode plot of the magnitude of the gain transfer function of a constant GBP amplifier. By how much will the amplifier delay a sine wave with the following

More information

EEC 118 Spring 2010 Lab #1: NMOS and PMOS Transistor Parameters

EEC 118 Spring 2010 Lab #1: NMOS and PMOS Transistor Parameters EEC 118 Spring 2010 Lab #1: NMOS and PMOS Transistor Parameters Dept. of Electrical and Computer Engineering University of California, Davis March 18, 2010 Reading: Rabaey Chapter 3 [1]. Reference: Kang

More information

Single Stage Amplifier

Single Stage Amplifier CHAPTE 3 Sle Stae Aplifier Analo IC Analysis and esin 3- Chih-Chen Hsieh Outle. Coon-Source Aplifier. Coon-Source Ap with Source eeneration 3. Coon-ra Aplifier 4. Coon-Gate Aplifier 5. Cascode Aplifier

More information

Unit 3: Integrated-circuit amplifiers (contd.)

Unit 3: Integrated-circuit amplifiers (contd.) Unit 3: Integrated-circuit amplifiers (contd.) COMMON-SOURCE AND COMMON-EMITTER AMPLIFIERS The Common-Source Circuit The most basic IC MOS amplifier is shown in fig.(1). The source of MOS transistor is

More information

QUESTION BANK for Analog Electronics 4EC111 *

QUESTION BANK for Analog Electronics 4EC111 * OpenStax-CNX module: m54983 1 QUESTION BANK for Analog Electronics 4EC111 * Bijay_Kumar Sharma This work is produced by OpenStax-CNX and licensed under the Creative Commons Attribution License 4.0 Abstract

More information

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier Chapter 5 Operational Amplifiers and Source Followers 5.1 Operational Amplifier In single ended operation the output is measured with respect to a fixed potential, usually ground, whereas in double-ended

More information

EE105 Fall 2015 Microelectronic Devices and Circuits

EE105 Fall 2015 Microelectronic Devices and Circuits EE105 Fall 2015 Microelectronic Devices and Circuits Multi-Stage Amplifiers Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) Terminal Gain and I/O Resistances of MOS Amplifiers Common

More information

Experiment 8 Frequency Response

Experiment 8 Frequency Response Experiment 8 Frequency Response W.T. Yeung, R.A. Cortina, and R.T. Howe UC Berkeley EE 105 Spring 2005 1.0 Objective This lab will introduce the student to frequency response of circuits. The student will

More information

LOW COST PRODUCTION PHASE NOISE MEASUREMENTS ON MICROWAVE AND MILLIMETRE WAVE FREQUENCY SOURCES

LOW COST PRODUCTION PHASE NOISE MEASUREMENTS ON MICROWAVE AND MILLIMETRE WAVE FREQUENCY SOURCES Page 1 of 10 LOW COST PRODUCTION PHASE NOISE MEASUREMENTS ON MICROWAVE AND MILLIMETRE WAVE FREQUENCY SOURCES Hugh McPherson Spectral Line Systes Ltd, Units 1,2&3 Scott Road, Tarbert, Isle of Harris. www.spectral-line-systes.co.uk

More information

COMPARISON OF THE MOSFET AND THE BJT:

COMPARISON OF THE MOSFET AND THE BJT: COMPARISON OF THE MOSFET AND THE BJT: In this section we present a comparison of the characteristics of the two major electronic devices: the MOSFET and the BJT. To facilitate this comparison, typical

More information

Low Noise Amplifier Design

Low Noise Amplifier Design THE UNIVERSITY OF TEXAS AT DALLAS DEPARTMENT OF ELECTRICAL ENGINEERING EERF 6330 RF Integrated Circuit Design (Spring 2016) Final Project Report on Low Noise Amplifier Design Submitted To: Dr. Kenneth

More information

POWER QUALITY ASSESSMENT USING TWO STAGE NONLINEAR ESTIMATION NUMERICAL ALGORITHM

POWER QUALITY ASSESSMENT USING TWO STAGE NONLINEAR ESTIMATION NUMERICAL ALGORITHM POWER QUALITY ASSESSENT USING TWO STAGE NONLINEAR ESTIATION NUERICAL ALGORITH Vladiir Terzia ABB Gerany vadiir.terzia@de.abb.co Vladiir Stanoevic EPS Yugoslavia vla_sta@hotail.co artin axiini ABB Gerany

More information

ANALOGUE & DIGITAL COMMUNICATION

ANALOGUE & DIGITAL COMMUNICATION 1 ANALOGUE & DIGITAL COMMUNICATION Syed M. Zafi S. Shah & Uair Mujtaba Qureshi Lectures 5-6: Aplitude Modulation Part 1 Todays topics Recap of Advantages of Modulation Analog Modulation Defining Generation

More information

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING III SEMESTER EC 6304 ELECTRONIC CIRCUITS I. (Regulations 2013)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING III SEMESTER EC 6304 ELECTRONIC CIRCUITS I. (Regulations 2013) DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING III SEMESTER EC 6304 ELECTRONIC CIRCUITS I (Regulations 2013 UNIT-1 Part A 1. What is a Q-point? [N/D 16] The operating point also known as quiescent

More information

MOS Field Effect Transistors

MOS Field Effect Transistors MOS Field Effect Transistors A gate contact gate interconnect n polysilicon gate source contacts W active area (thin oxide area) polysilicon gate contact metal interconnect drain contacts A bulk contact

More information

A Novel Low Power UWB Cascode SiGe BiCMOS LNA with Current Reuse and Zero-Pole Cancellation

A Novel Low Power UWB Cascode SiGe BiCMOS LNA with Current Reuse and Zero-Pole Cancellation A Novel Low Power UWB Cascode SiGe BiCMOS LNA with Current Reuse and Zero-Pole Cancellation Chunbao Ding, Wanrong Zhang, Dongyue Jin, Hongyun Xie, Pei Shen, Liang Chen, School of Electronic Inforation

More information

MICROELECTRONIC CIRCUIT DESIGN Fifth Edition

MICROELECTRONIC CIRCUIT DESIGN Fifth Edition MICROELECTRONIC CIRCUIT DESIGN Fifth Edition Richard C. Jaeger and Travis N. Blalock Answers to Selected Problems Updated 07/05/15 Chapter 1 1.5 1.52 years, 5.06 years 1.6 1.95 years, 6.52 years 1.9 402

More information

Physics 116A Fall 2000: Final Exam

Physics 116A Fall 2000: Final Exam Physics 6A Fall 2000: Final Exam 2//2000 (rev. 2/0) Closed book and notes except for three 8.5 in 2 sheets of paper. Show reasoning for full credit. There are 6 problems and 200 points. Note: complex quantities

More information

Department of Electrical Engineering IIT Madras

Department of Electrical Engineering IIT Madras Department of Electrical Engineering IIT Madras Sample Questions on Semiconductor Devices EE3 applicants who are interested to pursue their research in microelectronics devices area (fabrication and/or

More information

Design of a Low Power 5GHz CMOS Radio Frequency Low Noise Amplifier Rakshith Venkatesh

Design of a Low Power 5GHz CMOS Radio Frequency Low Noise Amplifier Rakshith Venkatesh Design of a Low Power 5GHz CMOS Radio Frequency Low Noise Amplifier Rakshith Venkatesh Abstract A 5GHz low power consumption LNA has been designed here for the receiver front end using 90nm CMOS technology.

More information

Code: 9A Answer any FIVE questions All questions carry equal marks *****

Code: 9A Answer any FIVE questions All questions carry equal marks ***** II B. Tech II Semester (R09) Regular & Supplementary Examinations, April/May 2012 ELECTRONIC CIRCUIT ANALYSIS (Common to EIE, E. Con. E & ECE) Time: 3 hours Max Marks: 70 Answer any FIVE questions All

More information

Mini Project 2 Single Transistor Amplifiers. ELEC 301 University of British Columbia

Mini Project 2 Single Transistor Amplifiers. ELEC 301 University of British Columbia Mini Project 2 Single Transistor Amplifiers ELEC 301 University of British Columbia 44638154 October 27, 2017 Contents 1 Introduction 1 2 Investigation 1 2.1 Part 1.................................................

More information

MOS Field-Effect Transistors (MOSFETs)

MOS Field-Effect Transistors (MOSFETs) 6 MOS Field-Effect Transistors (MOSFETs) A three-terminal device that uses the voltages of the two terminals to control the current flowing in the third terminal. The basis for amplifier design. The basis

More information

ECE 3455: Electronics Section Spring Final Exam

ECE 3455: Electronics Section Spring Final Exam : Electronics Section 12071 Spring 2011 Version B May 7, 2011 Do not open the exam until instructed to do so. Answer the questions in the spaces provided on the question sheets. If you run out of room

More information

Low-Noise Amplifiers

Low-Noise Amplifiers 007/Oct 4, 31 1 General Considerations Noise Figure Low-Noise Amplifiers Table 6.1 Typical LNA characteristics in heterodyne systems. NF IIP 3 db 10 dbm Gain 15 db Input and Output Impedance 50 Ω Input

More information

Design and Simulation of Low Voltage Operational Amplifier

Design and Simulation of Low Voltage Operational Amplifier Design and Simulation of Low Voltage Operational Amplifier Zach Nelson Department of Electrical Engineering, University of Nevada, Las Vegas 4505 S Maryland Pkwy, Las Vegas, NV 89154 United States of America

More information

Chapter 4. Junction Field Effect Transistor Theory and Applications

Chapter 4. Junction Field Effect Transistor Theory and Applications Chapter 4 Junction Field Effect Transistor Theory and Applications 4.0 ntroduction Like bipolar junction transistor, junction field effect transistor JFET is also a three-terinal device but it is a unipolar

More information

Chapter 15 Goals. ac-coupled Amplifiers Example of a Three-Stage Amplifier

Chapter 15 Goals. ac-coupled Amplifiers Example of a Three-Stage Amplifier Chapter 15 Goals ac-coupled multistage amplifiers including voltage gain, input and output resistances, and small-signal limitations. dc-coupled multistage amplifiers. Darlington configuration and cascode

More information

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers Chapter 4 CMOS Cascode Amplifiers 4.1 Introduction A single stage CMOS amplifier cannot give desired dc voltage gain, output resistance and transconductance. The voltage gain can be made to attain higher

More information

Improving Amplifier Voltage Gain

Improving Amplifier Voltage Gain 15.1 Multistage ac-coupled Amplifiers 1077 TABLE 15.3 Three-Stage Amplifier Summary HAND ANALYSIS SPICE RESULTS Voltage gain 998 1010 Input signal range 92.7 V Input resistance 1 M 1M Output resistance

More information

Lecture 20: Passive Mixers

Lecture 20: Passive Mixers EECS 142 Lecture 20: Passive Mixers Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California, Berkeley EECS 142 Lecture 20 p.

More information

The Bipolar Junction Transistor- Small Signal Characteristics

The Bipolar Junction Transistor- Small Signal Characteristics The Bipolar Junction Transistor- Small Signal Characteristics Debapratim Ghosh deba21pratim@gmail.com Electronic Systems Group Department of Electrical Engineering Indian Institute of Technology Bombay

More information

MOSFET Parasitic Elements

MOSFET Parasitic Elements MOSFET Parasitic Elements Three MITs of the ay Components of the source resistance and their influence on g m and R d Gate-induced drain leakage (GIL) and its effect on lowest possible leakage current

More information

Designing of Low Power RF-Receiver Front-end with CMOS Technology

Designing of Low Power RF-Receiver Front-end with CMOS Technology Sareh Salari Shahrbabaki Designing of Low Power RF-Receiver Front-end with CMOS Technology School of Electrical Engineering Thesis submitted for examination for the degree of Master of Science in Technology.

More information

Adaptive Harmonic IIR Notch Filter with Varying Notch Bandwidth and Convergence Factor

Adaptive Harmonic IIR Notch Filter with Varying Notch Bandwidth and Convergence Factor Journal of Counication and Coputer (4 484-49 doi:.765/548-779/4.6. D DAVID PUBLISHING Adaptive Haronic IIR Notch Filter with Varying Notch Bandwidth and Convergence Factor Li Tan, Jean Jiang, and Liango

More information

Lecture 33: Context. Prof. J. S. Smith

Lecture 33: Context. Prof. J. S. Smith Lecture 33: Prof J. S. Smith Context We are continuing to review some of the building blocks for multi-stage amplifiers, including current sources and cascode connected devices, and we will also look at

More information

AVoltage Controlled Oscillator (VCO) was designed and

AVoltage Controlled Oscillator (VCO) was designed and 1 EECE 457 VCO Design Project Jason Khuu, Erik Wu Abstract This paper details the design and simulation of a Voltage Controlled Oscillator using a 0.13µm process. The final VCO design meets all specifications.

More information

RF CMOS 0.5 µm Low Noise Amplifier and Mixer Design

RF CMOS 0.5 µm Low Noise Amplifier and Mixer Design RF CMOS 0.5 µm Low Noise Amplifier and Mixer Design By VIKRAM JAYARAM, B.Tech Signal Processing and Communication Group & UMESH UTHAMAN, B.E Nanomil FINAL PROJECT Presented to Dr.Tim S Yao of Department

More information

Final Exam. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.1 μs. Estimate the 3 db bandwidth of the amplifier.

Final Exam. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.1 μs. Estimate the 3 db bandwidth of the amplifier. Final Exam Name: Score /100 Question 1 Short Takes 1 point each unless noted otherwise. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.1 μs. Estimate the 3 db bandwidth

More information

EE5310/EE3002: Analog Circuits. on 18th Sep. 2014

EE5310/EE3002: Analog Circuits. on 18th Sep. 2014 EE5310/EE3002: Analog Circuits EC201-ANALOG CIRCUITS Tutorial 3 : PROBLEM SET 3 Due shanthi@ee.iitm.ac.in on 18th Sep. 2014 Problem 1 The MOSFET in Fig. 1 has V T = 0.7 V, and μ n C ox = 500 μa/v 2. The

More information

Clamping of Switch Peak Voltage with Diode and Transformer at Output of Class E Amplifier for Renewable Energy Applications

Clamping of Switch Peak Voltage with Diode and Transformer at Output of Class E Amplifier for Renewable Energy Applications adashi Suetsugu et al., Vol.3, No., 013 Claping of Switch Peak Voltage with Diode and ransforer at Output of Class E Aplifier for enewable Energy Applications adashi Suetsugu*, Xiuqin Wei * *Departent

More information

F7 Transistor Amplifiers

F7 Transistor Amplifiers Lars Ohlsson 2018-09-25 F7 Transistor Amplifiers Outline Transfer characteristics Small signal operation and models Basic configurations Common source (CS) CS/CE w/ source/ emitter degeneration resistance

More information

Boris Krnic Nov 15, ECE 1352F. Phase Noise of VCOs

Boris Krnic Nov 15, ECE 1352F. Phase Noise of VCOs Boris Krnic Nov 15, 93 187 13 ECE 135F Phase Noise of VCOs. ABSTRACT The ain purpose of this paper is to present siplified first order noise analysis techniques as applied to ring VCOs. The scarcity of

More information

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN 93 CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN 4.1 INTRODUCTION Ultra Wide Band (UWB) system is capable of transmitting data over a wide spectrum of frequency bands with low power and high data

More information

INF3410 Fall Book Chapter 3: Basic Current Mirrors and Single-Stage Amplifiers

INF3410 Fall Book Chapter 3: Basic Current Mirrors and Single-Stage Amplifiers INF3410 Fall 2013 Amplifiers content Simple Current Mirror Common-Source Amplifier Interrupt: A word on output resistance Common-Drain Amplifier with active load / Source Follower Common-Gate Amplifier

More information

Experiment #7 MOSFET Dynamic Circuits II

Experiment #7 MOSFET Dynamic Circuits II Experiment #7 MOSFET Dynamic Circuits II Jonathan Roderick Introduction The previous experiment introduced the canonic cells for MOSFETs. The small signal model was presented and was used to discuss the

More information

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS -3GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS Hyohyun Nam and Jung-Dong Park a Division of Electronics and Electrical Engineering, Dongguk University, Seoul E-mail

More information

The steeper the phase shift as a function of frequency φ(ω) the more stable the frequency of oscillation

The steeper the phase shift as a function of frequency φ(ω) the more stable the frequency of oscillation It should be noted that the frequency of oscillation ω o is determined by the phase characteristics of the feedback loop. the loop oscillates at the frequency for which the phase is zero The steeper the

More information

Homework Assignment EE 435 Homework 4 Spring 2014 Due Wednesday Feb 26

Homework Assignment EE 435 Homework 4 Spring 2014 Due Wednesday Feb 26 Homework Assignment EE 435 Homework 4 Spring 2014 Due Wednesday Feb 26 In the following problems, if reference to a semiconductor process is needed, assume processes with the following characteristics:

More information

Carleton University ELEC Lab 1. L2 Friday 2:30 P.M. Student Number: Operation of a BJT. Author: Adam Heffernan

Carleton University ELEC Lab 1. L2 Friday 2:30 P.M. Student Number: Operation of a BJT. Author: Adam Heffernan Carleton University ELEC 3509 Lab 1 L2 Friday 2:30 P.M. Student Number: 100977570 Operation of a BJT Author: Adam Heffernan October 13, 2017 Contents 1 Transistor DC Characterization 3 1.1 Calculations

More information

problem grade total

problem grade total Fall 2005 6.012 Microelectronic Devices and Circuits Prof. J. A. del Alamo Name: Recitation: November 16, 2005 Quiz #2 problem grade 1 2 3 4 total General guidelines (please read carefully before starting):

More information

Experiment 6: Biasing Circuitry

Experiment 6: Biasing Circuitry 1 Objective UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE105 Lab Experiments Experiment 6: Biasing Circuitry Setting up a biasing

More information

Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)

Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Microelectronic Circuits Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Slide 1 MOSFET Construction MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Slide 2

More information

Impact of the Reactive Power Compensation on Harmonic Distortion Level

Impact of the Reactive Power Compensation on Harmonic Distortion Level pact of the Reactive Power Copensation on Haronic Distortion Level J. A. M. eto,. C. Jesus, L. L. Piesanti Departaento de Tecnologia Universidade Regional do oroeste do Estado do Rio Grande do Sul juí

More information

Berkeley. Mixers: An Overview. Prof. Ali M. Niknejad. U.C. Berkeley Copyright c 2014 by Ali M. Niknejad

Berkeley. Mixers: An Overview. Prof. Ali M. Niknejad. U.C. Berkeley Copyright c 2014 by Ali M. Niknejad Berkeley Mixers: An Overview Prof. Ali M. U.C. Berkeley Copyright c 2014 by Ali M. Mixers Information PSD Mixer f c The Mixer is a critical component in communication circuits. It translates information

More information

1. The fundamental current mirror with MOS transistors

1. The fundamental current mirror with MOS transistors 1. The fundamental current mirror with MOS transistors The test schematic (ogl-simpla-mos.asc): 1. Size the transistors in the mirror for a current gain equal to unity, a 30μA input current and V DSat

More information

Christopher J. Barnwell ECE Department U. N. Carolina at Charlotte Charlotte, NC, 28223, USA

Christopher J. Barnwell ECE Department U. N. Carolina at Charlotte Charlotte, NC, 28223, USA Copyright 2008 IEEE. Published in IEEE SoutheastCon 2008, April 3-6, 2008, Huntsville, A. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising

More information

6.976 High Speed Communication Circuits and Systems Lecture 5 High Speed, Broadband Amplifiers

6.976 High Speed Communication Circuits and Systems Lecture 5 High Speed, Broadband Amplifiers 6.976 High Speed Communication Circuits and Systems Lecture 5 High Speed, Broadband Amplifiers Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott Broadband Communication

More information

Lecture 34: Designing amplifiers, biasing, frequency response. Context

Lecture 34: Designing amplifiers, biasing, frequency response. Context Lecture 34: Designing amplifiers, biasing, frequency response Prof J. S. Smith Context We will figure out more of the design parameters for the amplifier we looked at in the last lecture, and then we will

More information

Lecture 7: Distortion Analysis

Lecture 7: Distortion Analysis EECS 142 Lecture 7: Distortion Analysis Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California, Berkeley EECS 142 Lecture 7

More information