Homework Assignment EE 435 Homework 4 Spring 2014 Due Wednesday Feb 26
|
|
- Oliver Hicks
- 5 years ago
- Views:
Transcription
1 Homework Assignment EE 435 Homework 4 Spring 2014 Due Wednesday Feb 26 In the following problems, if reference to a semiconductor process is needed, assume processes with the following characteristics: CMOS Process -- n C OX = 100A/v 2 p C OX = n C OX /3, V TNO = 0.5V, V TPO = - 0.5V, C OX = 2fF/ 2, n p = 0.01V -1, and V Bipolar Process -- J S =10-15 A/ 2, β = 100 and V AF = 150V. If more extensive parasitic capacitance parameters, use the model parameters in the attachment for the ON 0.5u CMOS process. Problem 1 An open-loop amplifier has a gain Ao and left-half plane poles at p 1 and p 2 where p 2 =kp 1 If it is used as a feedback amplifier with a feedback factor, determine the pole ratio k so that the feedback amplifier has a 65 degree phase margin. Problem 2 Assume an amplifier has a dc gain of 40,000, a pole at -30 rad/sec and a pole at -500,000 rad/sec. Assume this is used as a feedback amplifier with a of 0.5. a) Present a Nyquist Plot and from this determine the phase margin of this feedback amplifier. b) Determine the pole locations of the feedback amplifier c) Present a magnitude and phase plot of the open loop gain A(s) and from this determine the phase margin and compare with that obtained in part a). d) What is the gain-bandwidth product of the open-loop and the closed-loop amplifier? Compensate the amplifier by adjusting the low frequency pole so that the phase margin becomes 75 degrees. Problem 3 The amplifier given below generally needs compensation. A compensation capacitor is used for this compensation. For the compensated amplifier, determine the dc gain, approximate location of the dominant pole, the GB, and an expression for the value of C C needed to obtain a pole Q of.707 if β = 1. Q7 V b1 Q8 Q10 Q5 V b2 Q6 Q3 V b3 Q4 C C Vi+ Q1 Q2 Vi- V b4 Q9 V b6 Q11
2
3 Problem 4 An analytical expression for the relationship between phase margin and pole Q for second-order lowpass amplifiers was given in class. Although analytical expressions are, in general, not possible for other structures, this relationship can be determined with computer simulations. a) Assume an amplifier with open-loop gain of As 10, 000 s s 1 1 p p 1 2 Assume this is used to build a standard feedback amplifier that has gain of As A 1 A where β is a constant. If β=0.2 and p 2 =1000rad/sec, determine the location of the pole p 1 so that the phase margin is 45 o. What is the resultant pole Q of the feedback amplifier? Determine the location of the pole p 1 so that the phase margin is 60 o. What is the resultant pole Q of the feedback amplifier? b) Repeat part a) if the open-loop gain is given by where z 1 = -500rad/sec A s s 10, z s s 1 1 p p c) Repeat part a) if the open-loop gain is given by A s s 10, z s s 1 1 p p where z 1 = rad/sec c) Repeat part a) if the open-loop gain is given by 10, As s s 1 1 p p 1 2 d) From the first 4 parts of this problem, what conclusions can be drawn about the relationship between the pole Q and the phase margin of feedback amplifiers?
4 Problem 5 Assume the operational amplifier below is being sold by a competitor and the competitor gives the circuit schematic but refuses to disclose any information about frequency response or anything about device sizes that are on the inside beyond stating that it has an open-loop dc gain of 80dB and that it is fabricated in a 0.5u CMOS process with parameters as described in the attachment. Assume you have measured the supply current when biased at a supply voltage of 5V and found it to be 10mA, that the load capacitance is 50pF, and that the output starts to distort when the output voltage exceeds 4.5V. Determine as many of the following as possible from the information given. If a parameter can not be determined from the information given, state that fact. a) W1/L1 b) W3/L3 c) GB d) SR e) V OMIN f) W9/L9 g) phase margin of the feedback amplifier if β = 1. M 3 M 4 V M M IN 1 2 V B2 M 9
5 Problem 6 The magnitude and phase plot of an operational amplifier are shown. a) Determine the phase margin if this is used in a feedback amplifier with a feedback factor of β=0.025 b) Is the feedback amplifier stable? Why? c) What is the maximum value of β that can be used if the amplifier is to have a 60 o phase margin? d) If β =.001, what is the ideal closed loop gain and what is the percent closed-loop gain error due to the finite dc gain limitations of the op amp? Gain Plot Gain in db ω Phase in degrees Phase Plot ω
6 Problem 7 A two-stage operational amplifier is shown along with the device sizes in microns. Assume =5V and V XX =1V a) Determine the dc gain of the op amp b) What is the GB of the op amp if C C =4pf and =1pf? Neglect all other capacitances in the amplifier c) Determine the power dissipation of the amplifier d) What is the pole Q if used in a noninverting feedback amplifier with β=0.25? M 3 M 4 M 5 V M 1 M 2 1 V 2 C C V XX M 7 V XX M 6 W L Q Q Q Q Q Q Q Problem 8 If a feedback amplifier has a characteristic polynomial given by 3 2 D FB(s) s 4s as 36 where a is a variable, what is the minimum value of a that can be used if the feedback amplifier is to remain stable? Problem 9 Assume an operational amplifier has a dc gain of 80dB, three poles in the LHP of magnitudes 10rad/sec, 4Krad/sec and 30krad/sec. If the position of a zero can be adjusted in a way that the dc gain and all poles remain fixed, plot the phase margin versus the location of the zero as it is moved from 10K rad/sec in the RHP to -10K rad/sec in the LHP.
7 Problem 10 A network that can be used as the β network for a feedback amplifier is shown. The blue arrow shows the intended direction of propagation of the feedback signal through the feedback network. 2 R 1 R 2 1 a) Determine the β of this network if the overall feedback amplifier is a transresistance amplifier b) Determine the β of this network if the overall feedback amplifier is a current amplifier c) Obtain the two-port parameters of this β network Problem 11 Assume a feedback network has an all-pole second-order closed loop transfer function. Assume further that the A amplifier has a dc gain of 80dB and that the feedback network does not cause any loading on the open-loop amplifier. a) If the amplifier has been compensated for a phase margin of 45 o with a feedback factor of β=0.2, determine the percent overshoot in the step response of the feedback amplifier. b) Determine the spread in the amplifier open-loop poles using the compensation determined in part a) c) If the compensation of the open-loop amplifier determined in part a) is maintained but the feedback factor β is increased to 0.5, determine the percent overshoot in the step response. d) What is the phase margin of the feedback amplifier in part c)?
8 Problem 12 Assume that a folded-cascode op amp with n-channel inputs, tail-current input bias, and current-mirror n-channel biasing was designed so that all transistors had V EB =0.25V. If = 2.5V, V SS = -2.5V, V B2 =1.4V, V B3 = -1.4V, and the bias current in transistors {M 1,M 2,M 3, M 4, M 7, M 8, M 9, and M 10 } are all the same, a) Determine the devices sizes if P=2mW b) Determine the SR if the load capacitance is 2pF c) What is the output signal swing? d) What is the dc gain of the amplifier? M 5 M 6 V B1 M 3 M 4 V B2 M 9 M 1 M 2 M7 V B3 M 10 M 8 I T V SS V SS Problem 13 Analytically compare the power dissipation and the gain for the folded cascode amplifier discussed in Problem 12 with that of the reference op amp with the same excess biases and the same GB?
9 Problem 14 The block diagram shown identifies one two-stage op amp. a) Give the circuit schematic for this two-stage op amp b) Give an expression for the dc gain and the GB of this op amp in terms of the small-signal parameters of the devices in the op amp c) Identify a practical design parameter domain and give the dc gain and GB in terms of the practical design parameters Common Source Cascode Regulated Cascode Folded Cascode Folded Regulated Cascode Current Mirror Differential Input Single-Ended Input Single-Ended Output Differential Output CMFB BIAS Current Mirror Bias Tail Voltage Bias Tail Current Bias Stage 1 n-channel input p-channel Input Common Source Cascode Regulated Cascode Folded Cascode Folded Regulated Cascode Current Mirror Differential Input Single-Ended Input Single-Ended Output Differential Output CMFB BIAS Current Mirror Bias Tail Voltage Bias Tail Current Bias Stage 2 n-channel input p-channel Input Compensation Output Compensated Internally Compensated Problem 15 Consider the amplifier architecture shown. Identify which architecture this is in the context of the amplifier types of Problem 14. Identify parametrically the two dominant poles (assume the dominant capacitance on the drain node of Q 6 is due to the GS capacitance of Q 10 and that on the drain node of Q 10 is the extgernal load capacitance ). Determine parametric expressions for the dc gain and the GB if the pole on the internal node is much smaller than the pole on the output node. Assume the device is fabricated in the ON 0.5u process. How far apart must these two poles be for proper operation (define proper operation to be a phase margin of 60 o ) of a feedback amplifier if =0.5? If these are not far enough apart, how can the circuit be modified to achieve the required pole ratios? Q7 V b1 Q8 Q10 Q5 V b2 Q6 Q3 V b3 Q4 Vi+ Q1 Q2 Vi- V b4 Q9 V b6 Q11
10 Problem 16 A new amplifier structure is shown below. Assume the only capacitor in the circuit is (i.e. neglect any internal parasitic capacitors). a) Determine the small signal voltage gain and the GB from the differential input to the output (it can be shown that the small signal voltage V SS =0 when excited differentially) b) Define a set of practical design parameters and give the expression for the dc gain and the GB in terms of these parameters. c) Assume that the lengths of M 3, M 4, and M x are identical and that M 3 and M 4 are matched. Define the width of the transistor M x to be θw 3. Determine the maximum value of θ for stabllity of this amplifier d) If θ is times this maximum value, determine the gain of this amplifier in terms of the practical design parameters e) If θ is times this maximum value, determine the GB of this amplifier in terms of the practical design parameters f) Comment on how this amplifier compares to the reference op amp. M 3 M x M 4 - M 1 M 2 + V ss V B1 M 5
11 TRANSISTOR PARAMETERS W/L N-CHANNEL P-CHANNEL UNITS MINIMUM 3.0/0.6 Vth volts SHORT 20.0/0.6 Idss ua/um Vth volts Vpt volts WIDE 20.0/0.6 Ids0 < 2.5 < 2.5 pa/um LARGE 50/50 Vth volts Vjbkd volts Ijlk <50.0 <50.0 pa Gamma V 0.5 K' (Uo*Cox/2) ua/v 2 Low-field Mobility cm 2 /V*s COMMENTS: XL_AMI_C5F FOX TRANSISTORS GATE N+ACTIVE P+ACTIVE UNITS Vth Poly >15.0 <-15.0 volts PROCESS PARAMETERS N+ACTV P+ACTV POLY PLY2_HR POLY2 MTL1 MTL2 UNITS Sheet Resistance ohms/sq Contact Resistance ohms Gate Oxide Thickness 144 angstrom PROCESS PARAMETERS MTL3 N\PLY N_WELL UNITS Sheet Resistance ohms/sq Contact Resistance 0.78 ohms COMMENTS: N\POLY is N-well under polysilicon. CAPACITANCE PARAMETERS N+ACTV P+ACTV POLY POLY2 M1 M2 M3 N_WELL UNITS Area (substrate) af/um 2 Area (N+active) af/um 2 Area (P+active) 2308 af/um 2 Area (poly) af/um 2 Area (poly2) 53 af/um 2 Area (metal1) af/um 2 Area (metal2) 32 af/um 2 Fringe (substrate) af/um Fringe (poly) af/um Fringe (metal1) af/um Fringe (metal2) 48 af/um Overlap (N+active) 206 af/um Overlap (P+active) 278 af/um
12 Practice Problems: The following problems will not be collected or graded but are here as practice problems for those interested. Problem P1 A reference op amp was designed with V EB1 = V EB3 = 500mV. If the supply voltages were =2.5V, V SS =-2.5Vand the desired output voltage is 0V, determine a) The systematic output offset voltage b) The systematic input-referred offset voltage (assume V IC =0V and the desired output voltage is 0V) V B1 M 3 M 4 M 1 M 2 V B2 M 9 V SS Problem P2 Analytically compare the power dissipation and the gain for the folded cascode amplifier discussed in Problem 12 with that of the telescopic cascode op amp with the same excess biases and the same GB?
13 Problem P3 The GB of the CS amplifier was shown to be g m /. In this derivation, is the total load capacitance on the output node and the high-frequency coupling capacitance, C C, from Gate to Drain was neglected. I DD M 1 M 1 V SS CS amplifier Small-Signal Equivalent Ckt a) What is the GB of this amplifier if V SS is chosen so that V EB =0.2V and P=100uW (assume =2.5V)? b) What is the W/L ratio required for V EB =0.2V and P=100uW c) With the W/L ratio obtained in part b) and a length of L=2u, determine the parasitic drain-substrate capacitance, C DSUB. d) If the load capacitance of 500fF is entirely an external load, how much will the dc gain and the GB change if the parasitic capacitance C DSUB is present? e) What effect will the parasitic capacitance C GD that has been neglected up to this point have on the GB of the amplifier? (Analytically derive GB if CGD effects are included) C GD M 1 f) Estimate the value of C GD if the MOS device is fabricated in a 0.5u AMI process assuming the same biasing as in part a)
14 Problem P4 A new amplifier structure, exclusive of the CMFB circuit, is shown. Determine the dc gain, the dominant pole location and the GB for the amplifier. Q5 V b1 Q6 Q7 V b2 Q8 Q7 V b3 Q8 Q3 V b4 Q4 Q3 V b5 Q4 Vi+ Vi+ Q1 Q2 Vi- V b6 Q9
15 Problem P5 Assume the OTAs are ideal. Obtain the transfer function for the two circuits shown and an expression for the pole locations. If the circuits have more than one pole, determine the wo and Q of the poles. g m1 C g m2 V O g m3 g m1 g m2 V O C 1 C 2 Problem P6 A capacitance multiplication scheme which shows the basic principles used for generating the Miller capacitance used for internal compensation is shown below. In this structure, if the amplifier is an ideal voltage amplifier (with A positive), the equivalent capacitance, often termed the Miller capacitance is C EQ =C(1+A) -A C C EQ
16 If the magnitude of the input conductance for this circuit were plotted versus ω, it would be proportional to ω and if the frequency axis used a logarithmic scale, the conductance plot would be a straight line. If the amplifier becomes nonideal, however, then the conductance plot would deviate from a straight line and the larger the deviation, the less useful this Miller capacitance would be at representing a capacitor. In the context of using this as a compensation capacitor, if the deviation in the conductance from that of an ideal capacitor becomes 10% or more, the performance as a capacitor would be compromised. a) Compare the Miller Capacitance with that of an ideal capacitor using an input conductance plot if the amplifier A has a dc gain of -100 and a pole at ω = 25KRad/sec. At what frequency does the deviation from linear become 10%? b) Repeat part a) if the amplifier shown below is used to build the A amplifier where the op amps have a GB of 1MHz and a dc gain of 10 5 R 100R c) Repeat part a) if the amplifier is the common-source circuit shown where the W/L ration of M 1 is chosen so that V OQ =0V. Assume the transistor is fabricated in the AMI 0.5u CMOS process and that the capacitors C GS and C DSUB are present. 100uA M 1-2V
V DD M 3 M 4 M 5 C C V OUT V 1 2 C L M 6 M 7 V XX. Homework Assignment EE 435 Homework 6 Due Tuesday March 12 Spring 2019
Homework Assignment EE 435 Homework 6 Due Tuesday March 12 Spring 219 In the following problems, if reference to a semiconductor process is needed, assume processes with the following characteristics:
More information1. (2pts) What is the purpose of the buried collector in a bipolar process?
EE 330 Exam 2 Fall 2013 Name Instructions: This is a 50-minute exam. Students may bring 2 pages of notes (front and back) to this exam. The points allocated to each question and each problem are as indicated.
More informationEE 435 Homework 4 Spring 2018 (Due Wednesday Friday Feb 28)
EE 435 Homework 4 Spring 2018 (Due Wednesday Friday Feb 28) In the following problems, if reference to a semiconductor process is needed, assume processes with the following characteristics: CMOS Process
More information2. (2pts) Why is the design parameter that is available to the designer in a typical bipolar process?
EE 330 Exam 2 Fall 2014 Name Instructions: This is a 50-minute exam. Students may bring 2 pages of notes (front and back) to this exam. The points allocated to each question and each problem are as indicated.
More information1. (2pts) Why is the Q-point of a common source amplifier often placed near the middle of the load line?
EE 330 Exam 3 Fall 2014 Name Instructions: This is a 50 minute exam. Students may bring 3 page of notes (front and back) to this exam. There are 10 questions and 5 problems. There is also an optional extra
More information3. (2 pts) What is the approximate number of parameters in the BSIM model of a MOSFET?
EE 330 Exam 2 Fall 2017 Name Instructions: This is a 50-minute exam. Students may bring 2 pages of notes (front and back) to this exam. Each short question is worth 2 points and each problem is worth 16
More informationEE 435 Homework 4 Spring 2019 (Due Wednesday Friday Feb 20) (reposted corrected Problem 7)
EE 435 Homework 4 Spring 2019 (Due Wednesday Friday Feb 20) (reposted corrected Problem 7) In the following problems, if reference to a semiconductor process is needed, assume processes with the following
More information2. (2 pts) What is the major reason static CMOS NAND gates are often preferred over static CMOS NOR gates?
EE 330 Final Exam Spring 05 Name Instructions: Students may bring 3 pages of notes (3 front + 3 back) to this exam. There are 0 questions and 8 problems. There are two points allocated to each question.
More information1. (2pts) An SCR is formed by a stacking of alternate p and n diffused regions. How many diffused regions are needed to form a basic SCR?
EE 330 Practice Final Exam Spring 207 Name Instructions: Students may bring 3 pages of notes (3 front + 3 back) to this exam. There are 0 questions and 8 problems. There are two points allocated to each
More informationYou will be asked to make the following statement and provide your signature on the top of your solutions.
1 EE 435 Name Exam 1 Spring 216 Instructions: The points allocated to each problem are as indicated. Note that the first and last problem are weighted more heavily than the rest of the problems. On those
More informationYou will be asked to make the following statement and provide your signature on the top of your solutions.
1 EE 435 Name Exam 1 Spring 2018 Instructions: The points allocated to each problem are as indicated. Note that the first and last problem are weighted more heavily than the rest of the problems. On those
More informationECE Digital VLSI Design Course Syllabus Fall 2017
ECE484-001 Digital VLSI Design Course Syllabus Fall 2017 Instructor: Dr. George L. Engel Phone: (618) 650-2806 Office: Email: URLs: Engineering Building Room EB3043 gengel@siue.edu http://www.siue.edu/~gengel
More informationMicroelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits
Microelectronic Circuits II Ch 0 : Operational-Amplifier Circuits 0. The Two-stage CMOS Op Amp 0.2 The Folded-Cascode CMOS Op Amp CNU EE 0.- Operational-Amplifier Introduction - Analog ICs : operational
More informationECEN 474/704 Lab 6: Differential Pairs
ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage
More informationFinal Exam Spring 2012
1 EE 435 Final Exam Spring 2012 Name Instructions: This is an open-book, open-notes, open computer exam but no collaboration either personal or electronic with anyone except the course instructor is permitted.
More informationChapter 12 Opertational Amplifier Circuits
1 Chapter 12 Opertational Amplifier Circuits Learning Objectives 1) The design and analysis of the two basic CMOS op-amp architectures: the two-stage circuit and the single-stage, folded cascode circuit.
More informationEECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design
EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design References: Analog Integrated Circuit Design by D. Johns and K. Martin and Design of Analog CMOS Integrated Circuits by B. Razavi All figures
More informationSolid State Devices & Circuits. 18. Advanced Techniques
ECE 442 Solid State Devices & Circuits 18. Advanced Techniques Jose E. Schutt-Aine Electrical l&c Computer Engineering i University of Illinois jschutt@emlab.uiuc.edu 1 Darlington Configuration - Popular
More informationEE 501 Lab 4 Design of two stage op amp with miller compensation
EE 501 Lab 4 Design of two stage op amp with miller compensation Objectives: 1. Design a two stage op amp 2. Investigate how to miller compensate a two-stage operational amplifier. Tasks: 1. Build a two-stage
More informationRadivoje Đurić, 2015, Analogna Integrisana Kola 1
Low power OTA 1 Two-Stage, Miller Op Amp Operating in Weak Inversion Low frequency response: gm1 gm6 Av 0 g g g g A v 0 ds2 ds4 ds6 ds7 I D m, ds D nvt g g I n GB and SR: GB 1 1 n 1 2 4 6 6 7 g 2 2 m1
More informationChapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier
Chapter 5 Operational Amplifiers and Source Followers 5.1 Operational Amplifier In single ended operation the output is measured with respect to a fixed potential, usually ground, whereas in double-ended
More informationEE 435 Lecture 15. Two-Stage Op Amp Design
EE 435 Lecture 15 Two-Stage Op Amp Design Review from Last Time Cascaded Amplifier Issues A A 0 p s p Single-stage amplifiers -- widely used in industry, little or no concern about compensation Two amplifier
More informationETIN25 Analogue IC Design. Laboratory Manual Lab 2
Department of Electrical and Information Technology LTH ETIN25 Analogue IC Design Laboratory Manual Lab 2 Jonas Lindstrand Martin Liliebladh Markus Törmänen September 2011 Laboratory 2: Design and Simulation
More informationTWO AND ONE STAGES OTA
TWO AND ONE STAGES OTA F. Maloberti Department of Electronics Integrated Microsystem Group University of Pavia, 7100 Pavia, Italy franco@ele.unipv.it tel. +39-38-50505; fax. +39-038-505677 474 EE Department
More informationLecture 300 Low Voltage Op Amps (3/28/10) Page 300-1
Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1 LECTURE 300 LOW VOLTAGE OP AMPS LECTURE ORGANIZATION Outline Introduction Low voltage input stages Low voltage gain stages Low voltage bias circuits
More informationCMOS Operational-Amplifier
CMOS Operational-Amplifier 1 What will we learn in this course How to design a good OP Amp. Basic building blocks Biasing and Loading Swings and Bandwidth CH2(8) Operational Amplifier as A Black Box Copyright
More informationCMOS Operational-Amplifier
CMOS Operational-Amplifier 1 What will we learn in this course How to design a good OP Amp. Basic building blocks Biasing and Loading Swings and Bandwidth CH2(8) Operational Amplifier as A Black Box Copyright
More informationDesign of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications
Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications Prema Kumar. G Shravan Kudikala Casest, School Of Physics Casest, School Of Physics University Of Hyderabad
More informationProblem 1. Final Exam Spring 2018 (Reposted 11p.m. on April 30)
EE 435 Final Exam Spring 2018 (Reposted 11p.m. on April 30) Name Instructions: This is an open-book, open-notes exam. It is due in the office of the course instructor by 12:00 noon on Wednesday May 2.
More informationOperational Amplifiers
CHAPTER 9 Operational Amplifiers Analog IC Analysis and Design 9- Chih-Cheng Hsieh Outline. General Consideration. One-Stage Op Amps / Two-Stage Op Amps 3. Gain Boosting 4. Common-Mode Feedback 5. Input
More informationPreliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B
Preliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B Problem 1. Consider the following circuit, where a saw-tooth voltage is applied
More informationEE 435. Lecture 16. Compensation Systematic Two-Stage Op Amp Design
EE 435 Lecture 16 Compensation Systematic Two-Stage Op Amp Design Review from last lecture Review of Basic Concepts Pole Locations and Stability Theorem: A system is stable iff all closed-loop poles lie
More informationNonlinear Macromodeling of Amplifiers and Applications to Filter Design.
ECEN 622 Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. By Edgar Sanchez-Sinencio Thanks to Heng Zhang for part of the material OP AMP MACROMODELS Systems containing a significant
More informationUniversity of Michigan, EECS413 Final project. A High Speed Operational Amplifier. 1. A High Speed Operational Amplifier
University of Michigan, EECS413 Final project. A High Speed Operational Amplifier. 1 A High Speed Operational Amplifier A. Halim El-Saadi, Mohammed El-Tanani, University of Michigan Abstract This paper
More informationAnalog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem
Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem A report Submitted to Canopus Systems Inc. Zuhail Sainudeen and Navid Yazdi Arizona State University July 2001 1. Overview
More informationLecture 240 Cascode Op Amps (3/28/10) Page 240-1
Lecture 240 Cascode Op Amps (3/28/10) Page 2401 LECTURE 240 CASCODE OP AMPS LECTURE ORGANIZATION Outline Lecture Organization Single Stage Cascode Op Amps Two Stage Cascode Op Amps Summary CMOS Analog
More informationNonlinear Macromodeling of Amplifiers and Applications to Filter Design.
ECEN 622(ESS) Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. By Edgar Sanchez-Sinencio Thanks to Heng Zhang for part of the material OP AMP MACROMODELS Systems containing a significant
More informationRadivoje Đurić, 2015, Analogna Integrisana Kola 1
OTA-output buffer 1 According to the types of loads, the driving capability of the output stages differs. For switched capacitor circuits which have high impedance capacitive loads, class A output stage
More informationChapter 10 Feedback ECE 3120 Microelectronics II Dr. Suketu Naik
1 Chapter 10 Feedback Operational Amplifier Circuit Components 2 1. Ch 7: Current Mirrors and Biasing 2. Ch 9: Frequency Response 3. Ch 8: Active-Loaded Differential Pair 4. Ch 10: Feedback 5. Ch 11: Output
More informationECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers
ECE 442 Solid State Devices & Circuits 15. Differential Amplifiers Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 442 Jose Schutt Aine 1 Background
More informationAnalog Integrated Circuit Design Exercise 1
Analog Integrated Circuit Design Exercise 1 Integrated Electronic Systems Lab Prof. Dr.-Ing. Klaus Hofmann M.Sc. Katrin Hirmer, M.Sc. Sreekesh Lakshminarayanan Status: 21.10.2015 Pre-Assignments The lecture
More informationMicroelectronic Circuits - Fifth Edition Sedra/Smith Copyright 2004 by Oxford University Press, Inc.
Feedback 1 Figure 8.1 General structure of the feedback amplifier. This is a signal-flow diagram, and the quantities x represent either voltage or current signals. 2 Figure E8.1 3 Figure 8.2 Illustrating
More informationIndex. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10
Index A absolute value, 308 additional pole, 271 analog multiplier, 190 B BiCMOS,107 Bode plot, 266 base-emitter voltage, 16, 50 base-emitter voltages, 296 bias current, 111, 124, 133, 137, 166, 185 bipolar
More informationLecture 030 ECE4430 Review III (1/9/04) Page 030-1
Lecture 030 ECE4430 Review III (1/9/04) Page 0301 LECTURE 030 ECE 4430 REVIEW III (READING: GHLM Chaps. 3 and 4) Objective The objective of this presentation is: 1.) Identify the prerequisite material
More informationECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier
ECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier Objective Design, simulate and test a two-stage operational amplifier Introduction Operational amplifiers (opamp) are essential components of
More informationA 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption
A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption IEEE Transactions on circuits and systems- Vol 59 No:3 March 2012 Abstract A class AB audio amplifier is used to drive
More informationDesign of High-Speed Op-Amps for Signal Processing
Design of High-Speed Op-Amps for Signal Processing R. Jacob (Jake) Baker, PhD, PE Professor and Chair Boise State University 1910 University Dr. Boise, ID 83725-2075 jbaker@ieee.org Abstract - As CMOS
More informationECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers
ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers Objective Design, simulate and layout various inverting amplifiers. Introduction Inverting amplifiers are fundamental building blocks of electronic
More informationd. Can you find intrinsic gain more easily by examining the equation for current? Explain.
EECS140 Final Spring 2017 Name SID 1. [8] In a vacuum tube, the plate (or anode) current is a function of the plate voltage (output) and the grid voltage (input). I P = k(v P + µv G ) 3/2 where µ is a
More informationCHAPTER 8 DIFFERENTIAL AND MULTISTAGE AMPLIFIERS
CHAPTER 8 DIFFERENTIAL AND MULTISTAGE AMPLIFIERS Chapter Outline 8.1 The CMOS Differential Pair 8. Small-Signal Operations of the MOS Differential Pair 8.3 The BJT Differential Pair 8.4 Other Non-ideal
More informationHomework Assignment 07
Homework Assignment 07 Question 1 (Short Takes). 2 points each unless otherwise noted. 1. A single-pole op-amp has an open-loop low-frequency gain of A = 10 5 and an open loop, 3-dB frequency of 4 Hz.
More informationANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS
ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,
More informationDESIGN OF A FULLY DIFFERENTIAL HIGH-SPEED HIGH-PRECISION AMPLIFIER
DESIGN OF A FULLY DIFFERENTIAL HIGH-SPEED HIGH-PRECISION AMPLIFIER Mayank Gupta mayank@ee.ucla.edu N. V. Girish envy@ee.ucla.edu Design I. Design II. University of California, Los Angeles EE215A Term Project
More informationLecture 3 Switched-Capacitor Circuits Trevor Caldwell
Advanced Analog Circuits Lecture 3 Switched-Capacitor Circuits Trevor Caldwell trevor.caldwell@analog.com Lecture Plan Date Lecture (Wednesday 2-4pm) Reference Homework 2017-01-11 1 MOD1 & MOD2 ST 2, 3,
More informationA CMOS Low-Voltage, High-Gain Op-Amp
A CMOS Low-Voltage, High-Gain Op-Amp G N Lu and G Sou LEAM, Université Pierre et Marie Curie Case 203, 4 place Jussieu, 75252 Paris Cedex 05, France Telephone: (33 1) 44 27 75 11 Fax: (33 1) 44 27 48 37
More informationECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN
ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN OPAMP DESIGN AND SIMULATION Vishal Saxena OPAMP DESIGN PROJECT R 2 v out v in /2 R 1 C L v in v out V CM R L V CM C L V CM -v in /2 R 1 C L (a) (b) R 2 ECE415/EO
More informationA Unity Gain Fully-Differential 10bit and 40MSps Sample-And-Hold Amplifier in 0.18μm CMOS
A Unity Gain Fully-Differential 0bit and 40MSps Sample-And-Hold Amplifier in 0.8μm CMOS Sanaz Haddadian, and Rahele Hedayati Abstract A 0bit, 40 MSps, sample and hold, implemented in 0.8-μm CMOS technology
More informationECEN 474/704 Lab 7: Operational Transconductance Amplifiers
ECEN 474/704 Lab 7: Operational Transconductance Amplifiers Objective Design, simulate and layout an operational transconductance amplifier. Introduction The operational transconductance amplifier (OTA)
More informationBJT Amplifier. Superposition principle (linear amplifier)
BJT Amplifier Two types analysis DC analysis Applied DC voltage source AC analysis Time varying signal source Superposition principle (linear amplifier) The response of a linear amplifier circuit excited
More informationIntegrated Circuit Amplifiers. Comparison of MOSFETs and BJTs
Integrated Circuit Amplifiers Comparison of MOSFETs and BJTs 17 Typical CMOS Device Parameters 0.8 µm 0.25 µm 0.13 µm Parameter NMOS PMOS NMOS PMOS NMOS PMOS t ox (nm) 15 15 6 6 2.7 2.7 C ox (ff/µm 2 )
More informationExperiment 1: Amplifier Characterization Spring 2019
Experiment 1: Amplifier Characterization Spring 2019 Objective: The objective of this experiment is to develop methods for characterizing key properties of operational amplifiers Note: We will be using
More informationToday s topic: frequency response. Chapter 4
Today s topic: frequency response Chapter 4 1 Small-signal analysis applies when transistors can be adequately characterized by their operating points and small linear changes about the points. The use
More informationHomework Assignment 06
Homework Assignment 06 Question 1 (Short Takes) One point each unless otherwise indicated. 1. Consider the current mirror below, and neglect base currents. What is? Answer: 2. In the current mirrors below,
More informationAnalysis and Design of Analog Integrated Circuits Lecture 20. Advanced Opamp Topologies (Part II)
Analysis and Design of Analog Integrated Circuits Lecture 20 Advanced Opamp Topologies (Part II) Michael H. Perrott April 15, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Outline of Lecture
More information0.85V. 2. vs. I W / L
EE501 Lab3 Exploring Transistor Characteristics and Design Common-Source Amplifiers Lab report due on September 22, 2016 Objectives: 1. Be familiar with characteristics of MOSFET such as gain, speed, power,
More informationANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS
ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,
More informationAmplifiers Frequency Response Examples
ECE 5/45 Analog IC Design We will use the following MOSFET parameters for hand-calculations and the µm CMOS models for corresponding simulations. Table : Long-channel MOSFET parameters. Parameter NMOS
More informationAnalog Integrated Circuits. Lecture 7: OpampDesign
Analog Integrated Circuits Lecture 7: OpampDesign ELC 601 Fall 2013 Dr. Ahmed Nader Dr. Mohamed M. Aboudina anader@ieee.org maboudina@gmail.com Department of Electronics and Communications Engineering
More informationEE 435. Lecture 7: Signal Swing Measurement/Simulation of High Gain Circuits Laboratory Support
EE 435 Lecture 7: Signal Swing Measurement/Simulation of High Gain Circuits Laboratory Support 1 Review from last lecture: Operation of Op Amp A different perspective D D DD Small signal differential half-circuit
More informationRail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation
Rail-To-Rail Op-Amp Design with Negative Miller Capacitance Compensation Muhaned Zaidi, Ian Grout, Abu Khari bin A ain Abstract In this paper, a two-stage op-amp design is considered using both Miller
More informationINF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation
INF3410 Fall 2013 Compensation content Introduction Two Stage Opamps Compensation Slew Rate Systematic Offset Advanced Current Mirrors Operational Transconductance Amplifiers Current Mirror Opamps Folded
More informationAN increasing number of video and communication applications
1470 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 9, SEPTEMBER 1997 A Low-Power, High-Speed, Current-Feedback Op-Amp with a Novel Class AB High Current Output Stage Jim Bales Abstract A complementary
More informationUniversity of Southern California School Of Engineering Department Of Electrical Engineering
University of Southern California School Of Engineering Department Of Electrical Engineering EE 448: Homework Assignment #02 Fall, 2001 ( Assigned 09/10/01; Due 09/19/01) Choma Problem #05: n an attempt
More informationA Compact Folded-cascode Operational Amplifier with Class-AB Output Stage
A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage EEE 523 Advanced Analog Integrated Circuits Project Report Fuding Ge You are an engineer who is assigned the project to design
More informationECEN 5008: Analog IC Design. Final Exam
ECEN 5008 Initials: 1/10 ECEN 5008: Analog IC Design Final Exam Spring 2004 Instructions: 1. Exam Policy: Time-limited, 150-minute exam. When the time is called, all work must stop. Put your initials on
More informationIOWA STATE UNIVERSITY. EE501 Project. Fully Differential Multi-Stage Op-Amp Design. Ryan Boesch 11/12/2008
IOWA STATE UNIVERSITY EE501 Project Fully Differential Multi-Stage Op-Amp Design Ryan Boesch 11/12/2008 This report documents the design, simulation, layout, and post-layout simulation of a fully differential
More informationTechnology-Independent CMOS Op Amp in Minimum Channel Length
Technology-Independent CMOS Op Amp in Minimum Channel Length A Thesis Presented to The Academic Faculty by Susanta Sengupta In Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy
More informationComparative Analysis of Compensation Techniques for improving PSRR of an OPAMP
Comparative Analysis of Compensation Techniques for improving PSRR of an OPAMP 1 Pathak Jay, 2 Sanjay Kumar M.Tech VLSI and Embedded System Design, Department of School of Electronics, KIIT University,
More informationEE140 Homework Solutions Problem Set 6 Fall for a single pole roll-off Dominant pole at output:
EE40 Homework Solutions Problem Set 6 Fall 2009 ) Single-stage op-amp comparison PMOS-input folded cascode Key results are shown in red. a. for a single pole roll-off Dominant pole at output: Plugging
More informationAnalog Integrated Circuits Fundamental Building Blocks
Analog Integrated Circuits Fundamental Building Blocks Basic OTA/Opamp architectures Faculty of Electronics Telecommunications and Information Technology Gabor Csipkes Bases of Electronics Department Outline
More informationRevision History. Contents
Revision History Ver. # Rev. Date Rev. By Comment 0.0 9/15/2012 Initial draft 1.0 9/16/2012 Remove class A part 2.0 9/17/2012 Comments and problem 2 added 3.0 10/3/2012 cmdmprobe re-simulation, add supplement
More informationJames Lunsford HW2 2/7/2017 ECEN 607
James Lunsford HW2 2/7/2017 ECEN 607 Problem 1 Part A Figure 1: Negative Impedance Converter To find the input impedance of the above NIC, we use the following equations: V + Z N V O Z N = I in, V O kr
More informationHomework Assignment 07
Homework Assignment 07 Question 1 (Short Takes). 2 points each unless otherwise noted. 1. A single-pole op-amp has an open-loop low-frequency gain of A = 10 5 and an open loop, 3-dB frequency of 4 Hz.
More informationBasic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair,
Basic Circuits Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair, CCS - Basic Circuits P. Fischer, ZITI, Uni Heidelberg, Seite 1 Reminder: Effect of Transistor Sizes Very crude classification:
More informationUNISONIC TECHNOLOGIES CO., LTD LM321
UNISONIC TECHNOLOGIES CO., LTD LM321 LOW POWER SINGLE OP AMP DESCRIPTION The UTC LM321 s quiescent current is only 430µA (5V). The UTC LM321 brings performance and economy to low power systems, With a
More informationChapter 4 Single-stage MOS amplifiers
Chapter 4 Single-stage MOS amplifiers ELEC-H402/CH4: Single-stage MOS amplifiers 1 Single-stage MOS amplifiers NMOS as an amplifier: example of common-source circuit NMOS amplifier example Introduction
More informationEE 330 Homework 5 Fall 2016 (Due Friday Sept 23)
EE 330 Homework 5 Fall 2016 (Due Friday Sept 23) Assume the CMOS process is characterized by model parameters VTH=1V and µcox=100µa/v 2. If any other model parameters are needed, use the measured parameters
More informationAn Improved Bandgap Reference (BGR) Circuit with Constant Voltage and Current Outputs
International Journal of Research in Engineering and Innovation Vol-1, Issue-6 (2017), 60-64 International Journal of Research in Engineering and Innovation (IJREI) journal home page: http://www.ijrei.com
More informationEE 435. Lecture 24. Offset Voltages Common Mode Feedback Circuits
EE 435 Lecture 24 Offset Voltages Common Mode Feedback Circuits Review from last lecture Offset Voltage Two types of offset voltage: Systematic Offset Voltage Random Offset Voltage V OUT V ICQ fter fabrication
More informationAnalog Integrated Circuit Configurations
Analog Integrated Circuit Configurations Basic stages: differential pairs, current biasing, mirrors, etc. Approximate analysis for initial design MOSFET and Bipolar circuits Basic Current Bias Sources
More informationINF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation
INF3410 Fall 2015 Book Chapter 6: Basic Opamp Design and Compensation content Introduction Two Stage Opamps Compensation Slew Rate Systematic Offset Advanced Current Mirrors Operational Transconductance
More informationAMPLIFIER DESIGN FOR FAST SETTLING PERFORMANCE
AMLIFIER DESIGN FOR FAST SETTLING ERFORMANCE by Yiqin Chen * (ychen@rocketchips.com) Mark E. Schlarmann ** (schlarmann@ieee.org) Dr. Randall L. Geiger ** (rlgeiger@iastate.edu) Iowa State University Ames,
More informationES 330 Electronics II Homework # 6 Soltuions (Fall 2016 Due Wednesday, October 26, 2016)
Page1 Name Solutions ES 330 Electronics Homework # 6 Soltuions (Fall 016 ue Wednesday, October 6, 016) Problem 1 (18 points) You are given a common-emitter BJT and a common-source MOSFET (n-channel). Fill
More informationBasic OpAmp Design and Compensation. Chapter 6
Basic OpAmp Design and Compensation Chapter 6 6.1 OpAmp applications Typical applications of OpAmps in analog integrated circuits: (a) Amplification and filtering (b) Biasing and regulation (c) Switched-capacitor
More informationDesign and Layout of Two Stage High Bandwidth Operational Amplifier
Design and Layout of Two Stage High Bandwidth Operational Amplifier Yasir Mahmood Qureshi Abstract This paper presents the design and layout of a two stage, high speed operational amplifiers using standard
More informationEE 230 Lecture 17. Nonideal Op Amp Characteristics
EE 3 Lecture 17 Nonideal Op Amp Characteristics Quiz 11 The dc gain of this circuit was measured to be 5 and the 3dB bandwidth was measured to be 6KHz. Determine as many of the following as possible from
More information55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point.
Exam 3 Name: Score /65 Question 1 Unless stated otherwise, each question below is 1 point. 1. An engineer designs a class-ab amplifier to deliver 2 W (sinusoidal) signal power to an resistive load. Ignoring
More informationCommon Gate Stage Cascode Stage. Claudio Talarico, Gonzaga University
Common Gate Stage Cascode Stage Claudio Talarico, Gonzaga University Common Gate Stage The overdrive due to V B must be consistent with the current pulled by the DC source I B careful with signs: v gs
More informationDesign of Analog and Mixed Integrated Circuits and Systems Theory Exercises
102726 Design of nalog and Mixed Theory Exercises Francesc Serra Graells http://www.cnm.es/~pserra/uab/damics paco.serra@imb-cnm.csic.es 1 Introduction to the Design of nalog Integrated Circuits 1.1 The
More information