Design Of The Miller Opamp

Size: px
Start display at page:

Download "Design Of The Miller Opamp"

Transcription

1 Miller Opamp

2 Desin Of The Miller Opamp The Miller opamp is made up of Input differential stae Simple MOS OTA A second ain stae ommon Source Amplifier The desin of a Miller opamp is beneficial as a learnin tool, it requires Knowlede of hih impedance nodes and parasitic caps Knowlede of common source amplifiers Knowlede of source followers Knowlede of differential amplifiers Good biasin techniques Understandin Bode plots Understandin the Miller effect Understandin of offsets as related to matchin and so on...

3 Bode Diarams Bode diarams are an extension of Nyquist plots Bode diarams describe the manitude and phase response of the ain at various frequencies The manitude and phase of the ain are plotted vs. frequency The Y-axis is in Decibels or 0 lo(v o /V i ) The X-axis is in decades Bode diarams are a powerful tool They can be used for system analysis System compensation Stability check In order to plot Bode diarams effectively must start with simple systems Understand the behavior of zeros at hih and low frequencies Understand the behavior of poles at hih and low frequencies All transfer functions will be based on some combination thereof 3

4 Behavior Of A System Zero In LHP s + a s jω Puttin it all toether At low frequencies relative to a the term a dominates At LF --> 0lo(a) At hih frequencies the term jω dominates At HF --> 0lo( ω ) But we also have a phase term j at hih frequencies This term was not present at low frequencies Phase (de); Manitude (db) Bode Diaram; (s+0) Frequency (rad/sec) j represents a 90 deree phase shift Finally, at sja, s+a becomes a+ja This repesents 45 derees of phase Note that the phase plot starts a decade earlier and ends a decade later than 0 4

5 Dealin With A RHP Zero A RHP zero must be dealt with a little differently than a LHP zero s-a For very low frequencies w.r.t. a only the term -a will dominate -a represents a with 80 derees of phase shift a a 80 Therefore at low frequencies there is 80 derees phase associated with the response At hih frequencies s-->jω dominates representin 90 derees of phase So start with 80 derees of phase, end at 90 derees of phase The point of transition beins at.a with a slope of -45 derees per decade o Phase (de); Manitude (db) Puttin it all toether Bode Diarams Frequency (rad/sec) A RHP zero is troublesome because it adds phase to a system A problem in amplifier desin when tryin to achieve ood phase marin 5

6 Behavior Of A LHP Pole LHP pole analysis is similar to LHP zero analysis s + a s jω At low frequencies the term /a dominates At hih frequencies /jω dominates /j represents -90 derees of phase Therefore, no phase at low frequencies -90 derees of phase at hih frequencies -45 derees per decade around break point The manitude plot now decreases at -0dB/decade Do not consider RHP poles because that represents an unstable system Phase (de); Manitude (db) Puttin it all toether Bode Diarams Frequency (rad/sec) 6

7 The Three Stae Miller Opamp Vdd M3 I bias M4 M5 Vi- M M Vi+ c M M0 M9 M6 M7 Rc M8 M l Vss Two desin methodoloies will be investiated The first desin will not include the compensation resistor in the miller path The second desin will include the compensation resistor This opamp structure will accept a differential sinal It will provide a sinle ended output There are two hih impedance nodes that provide ain 7

8 GBW Desin Equation More To ome Low frequency ain of differential, SA, and Source Follower staes M3 Av m A Z out ( r r ) v m 8 o 5 // o 8 Vi- M V M Vi+ V c V -A A3 Vout A v3 m + m ds + ds M6 M7 Node V will experience the Miller effect at low frequency eq c( + A v ) Zout ro // ro 7 // s Z out s A c eq v Assumin A v3 is close to A ( s) A A v v A v A () s A ( jω ) v un v3 A f v s un m c A v π m 8

9 Analyzin The Nodes, Exclude Rc and c Vdd M3 I M4 M5 bias M0 M9 Vi- M M6 M7 M Rc Vi+ c M8 3 M M l Vss Stae Stae Node is a low impedance node due to the diode connection f p π n f p m6 m6 π n Node is a hih impedance node f p π ( ro // ro 7 ) n Node 3 is a hih impedance node f p3 π ( ro 5 // ro 8 ) n3 9

10 A Three Pole System Without ompensation Phase (de); Manitude (db) Bode Diaram For A Three Pole System Frequency (rad/sec) Without compensation this system representin an opamp has no phase marin and can be potentially unstable Barkhausen riteria avoidance meter Phase and Gain marins are an extension of Nyquist diarams They relate system stability information Phase Marin Go to 0dB on the ain plot Draw a line straiht down to the phase plot The amount of derees above 80 is the phase marin Gain Marin Go to 80 derees on the phase plot Draw a line straiht up to the ain plot The amount of db below zero is the ain marin 0

11 Addin ompensation apacitance Produces A Dominant Pole Purposes of addin compensation capacitance f Drowns out the effect of poorly controlled parasitics Moves the -3bB point to a much lower frequency Seperates the two dominant poles Improves phase marin Improves stability With the addition of a miller capacitance the -3dB point chanes from f p to π ( ro // ro 7 ) n The GBW is iven by multiplyin f p by the open loop ain GBW π A v m 8( r o 8 // r o 5 ) m ( ro // ro 7 ) m8( ro 8 // ro 5 ) ( r o // r o 7 )( + m 8( r o 8 // r o 5 )) c GBW m p π ( r ) π o // ro 7 + Av c c

12 Understandin The Effect Of The Non-Dominant Pole Vdd M3 I bias M4 M5 Vi- M M Vi+ c 3 Rc M0 M9 M6 M7 M8 L Vss At hih frequencies (close to unity ain) c acts as a short circuit This action makes M8 behave as a diode connected transistor The impedance at node 3 becomes approximately / m8 f p3 π m8 L

13 Phase Marin And The Desin Process With the c in place the phase marin can be determined usin PM 90 o tan GBW f p 3 For stability, settlin time, and limitin the amount of overshoot, a phase marin of 7 derees and above is a ood, tiht desin requirement 7 o 90 o tan GBW f p 3 o ( ) GBW f p 3 tan 8 f p 3 3GBW With this and the GBW equation the desin process can be started Must however take a closer look at compensation 3

14 c Produces A RHP Zero Addin Phase La s c v v o R eq r o 7 // r o m v id m8 v R eq s eq R eq s eq R r r eq o 5 // o eq db db7 s8 + eq db8 + db5 L Writin the nodal equations for the circuit above locates the RHPZ v ( s s + ) + v v s 0 v ( s s + ) + v v s 0 eq + c eq m8 id o c o eq + c eq m8 c The above two equations in two unknowns can be solved to yield v v o i s R eq R eq ( + + ) + s( ( + ) R + ( + ) R + R R ) + m m8 R eq R eq s m8 m8 4

15 ompensatin The ompensation If the input stae transconductance is comparable to the output stae s, the circuit will suffer The unity ain frequency and the zero will occur close toether Since the zero is in the RHP the phase marin will be further deraded Must compensate for the RHP zero to achieve ood phase marin ompensation is often provided by insertin a series resistor in front of c Unfortunately this small addition has a bi mathematical impact v Rc v3 s c v o m v id R eq s eq m8 v R eq s eq 5

16 What Now Addin a series resistor will modify the zero location ω z R m8 Now there are possibilities The zero can be eliminated Or be shifted to the LHP Must be careful in selectin resistor values Too hih a resistance will eliminate the hih frequency short circuit of c Keep compensation resistance values to very low hundreds of ohms at most Use a small width device if usin a triode FET There are alternate strateies such as includin a buffer to block the forward current A buffer has the added advantae of providin a level shift The added level shift can be used to bias a device capacitor 6

17 Vdd M4 M3 ommon Mode Input Rane M5 Assume Vdd3.0, Vtn0.5 Vtp0.56 and all Von0. Ibias Vi- M M Vi+ c Then VI,max V VI,min V Vss M6 M7 Rc M8 L Which leaves about.85v of common mode input rane M3 will o into triode when its source to drain voltae drops with increasin common mode voltae V V V V V I, max dd 3 t M will o into triode when the drain voltae exceeds the ate voltae by more than Vt V I,min V6 + V tn V tp 7

ECEN474/704: (Analog) VLSI Circuit Design Spring 2018

ECEN474/704: (Analog) VLSI Circuit Design Spring 2018 ECEN474/704: (Analo) VLSI Circuit Desin Sprin 08 Lecture 6: Output Staes Sam Palermo Analo & Mixed-Sinal Center Texas A&M University Announcements Project eport Due May Email it to me by 5PM Exam 3 is

More information

ECEN474: (Analog) VLSI Circuit Design Fall 2012

ECEN474: (Analog) VLSI Circuit Design Fall 2012 ECEN474: (Analo) VLSI Circuit Desin Fall 2012 Lecture 18: OTA Examples Sam Palermo Analo & Mixed-Sinal Center Texas A&M University Announcements No class on Monday Preliminary report still due Monday (11/19)

More information

Analog Integrated Circuits. Lecture 6: Noise Analysis

Analog Integrated Circuits. Lecture 6: Noise Analysis Analo Interated Circuits Lecture 6: Noise Analysis ELC 60 Fall 03 Dr. Ahmed Nader Dr. Mohamed M. Aboudina anader@ieee.or maboudina@mail.com Department of Electronics and Communications Enineerin Faculty

More information

EE 435. Lecture 5 Spring Fully Differential Single-Stage Amplifier Design

EE 435. Lecture 5 Spring Fully Differential Single-Stage Amplifier Design EE 435 ecture 5 Sprin 06 Fully Differential Sinle-Stae Amplifier Desin Common-mode operation Desin of basic differential op amp Slew Rate The Reference Op Amp Review from last lecture: Where we are at:

More information

ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers

ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers Objective Design, simulate and layout various inverting amplifiers. Introduction Inverting amplifiers are fundamental building blocks of electronic

More information

EE 501 Lab 4 Design of two stage op amp with miller compensation

EE 501 Lab 4 Design of two stage op amp with miller compensation EE 501 Lab 4 Design of two stage op amp with miller compensation Objectives: 1. Design a two stage op amp 2. Investigate how to miller compensate a two-stage operational amplifier. Tasks: 1. Build a two-stage

More information

Chapter 12 Opertational Amplifier Circuits

Chapter 12 Opertational Amplifier Circuits 1 Chapter 12 Opertational Amplifier Circuits Learning Objectives 1) The design and analysis of the two basic CMOS op-amp architectures: the two-stage circuit and the single-stage, folded cascode circuit.

More information

Homework Assignment 07

Homework Assignment 07 Homework Assignment 07 Question 1 (Short Takes). 2 points each unless otherwise noted. 1. A single-pole op-amp has an open-loop low-frequency gain of A = 10 5 and an open loop, 3-dB frequency of 4 Hz.

More information

EE 435 Lecture 12. OTA circuits. Cascaded Amplifiers. -- Stability Issues. -- Two-Stage Op Amp Design

EE 435 Lecture 12. OTA circuits. Cascaded Amplifiers. -- Stability Issues. -- Two-Stage Op Amp Design EE 435 Lecture 12 OTA circuits Cascaded Amplifiers -- Stability Issues -- Two-Stae Op Amp Desin Review from last lecture: Current Mirror Op Amp W/O CMFB DD M : 1 1 : M M meq m1 Often termed an OTA I T

More information

Chapter 4 Single-stage MOS amplifiers

Chapter 4 Single-stage MOS amplifiers Chapter 4 Single-stage MOS amplifiers ELEC-H402/CH4: Single-stage MOS amplifiers 1 Single-stage MOS amplifiers NMOS as an amplifier: example of common-source circuit NMOS amplifier example Introduction

More information

ECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier

ECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier ECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier Objective Design, simulate and test a two-stage operational amplifier Introduction Operational amplifiers (opamp) are essential components of

More information

EE 435. Lecture 10: Folded-Cascode Amplifiers Current Mirror Op Amps

EE 435. Lecture 10: Folded-Cascode Amplifiers Current Mirror Op Amps EE 435 ecture 0: Folded-ascode mplifiers urrent Mirror Op mps Where we are at: Basic Op mp Desin Fundamental mplifier Desin Issues Sinle-Stae ow Gain Op mps Sinle-Stae Hih Gain Op mps Other Basic Gain

More information

A New Architecture for Rail-to-Rail Input Constant-g m CMOS Operational Transconductance Amplifiers

A New Architecture for Rail-to-Rail Input Constant-g m CMOS Operational Transconductance Amplifiers A New Architecture for Rail-to-Rail Input Constant- m CMOS Operational Transconductance Amplifiers Mohammad M. Ahmadi Electrical Enineerin Dept. Sharif University of Technoloy. Azadi Ave., Tehran, Iran

More information

EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design

EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design References: Analog Integrated Circuit Design by D. Johns and K. Martin and Design of Analog CMOS Integrated Circuits by B. Razavi All figures

More information

Chapter 10 Feedback ECE 3120 Microelectronics II Dr. Suketu Naik

Chapter 10 Feedback ECE 3120 Microelectronics II Dr. Suketu Naik 1 Chapter 10 Feedback Operational Amplifier Circuit Components 2 1. Ch 7: Current Mirrors and Biasing 2. Ch 9: Frequency Response 3. Ch 8: Active-Loaded Differential Pair 4. Ch 10: Feedback 5. Ch 11: Output

More information

Experiment 1: Amplifier Characterization Spring 2019

Experiment 1: Amplifier Characterization Spring 2019 Experiment 1: Amplifier Characterization Spring 2019 Objective: The objective of this experiment is to develop methods for characterizing key properties of operational amplifiers Note: We will be using

More information

EE 435. Lecture 8: High-Gain Single-Stage Op Amps. -folded cascode structures

EE 435. Lecture 8: High-Gain Single-Stage Op Amps. -folded cascode structures EE 435 ecture 8: Hih-Gain Sinle-Stae Op mps -folded cascode structures Review from last lecture: Telescopic ascode Op mp Sinle-ended operation - o 2 o3 o + GB 2 o5 o7 m7 (MFB circuit not shown) This circuit

More information

PDm200B High Performance Piezo Driver

PDm200B High Performance Piezo Driver PDm200B Hih Performance Piezo Driver The PDm200B is a hih-performance power supply and linear amplifier module for drivin piezoelectric actuators. The output voltae rane can be switched between bipolar

More information

Advanced Operational Amplifiers

Advanced Operational Amplifiers IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage

More information

Lecture 2: Non-Ideal Amps and Op-Amps

Lecture 2: Non-Ideal Amps and Op-Amps Lecture 2: Non-Ideal Amps and Op-Amps Prof. Ali M. Niknejad Department of EECS University of California, Berkeley Practical Op-Amps Linear Imperfections: Finite open-loop gain (A 0 < ) Finite input resistance

More information

ECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers

ECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers ECE 442 Solid State Devices & Circuits 15. Differential Amplifiers Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 442 Jose Schutt Aine 1 Background

More information

EE 435. Lecture 5 Spring Fully Differential Single-Stage Amplifier Design

EE 435. Lecture 5 Spring Fully Differential Single-Stage Amplifier Design EE 435 ecture 5 Sprin 06 ully Differential Sinle-Stae mplifier Desin Common-mode operation Desin of basic differential op amp Slew Rate The Reference Op mp Review from last lecture: Determination of op

More information

EE 435. Lecture 17. Compensation of Feedback Amplifiers

EE 435. Lecture 17. Compensation of Feedback Amplifiers EE 435 Lecture 17 Compensation of Feedback Amplifiers . Review from last lecture. Can now use these results to calculate poles of Basic Two-stae Miller Compensated Op Amp From small sinal analysis: A s

More information

Design of High-Speed Op-Amps for Signal Processing

Design of High-Speed Op-Amps for Signal Processing Design of High-Speed Op-Amps for Signal Processing R. Jacob (Jake) Baker, PhD, PE Professor and Chair Boise State University 1910 University Dr. Boise, ID 83725-2075 jbaker@ieee.org Abstract - As CMOS

More information

Microelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits

Microelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits Microelectronic Circuits II Ch 0 : Operational-Amplifier Circuits 0. The Two-stage CMOS Op Amp 0.2 The Folded-Cascode CMOS Op Amp CNU EE 0.- Operational-Amplifier Introduction - Analog ICs : operational

More information

Lecture 030 ECE4430 Review III (1/9/04) Page 030-1

Lecture 030 ECE4430 Review III (1/9/04) Page 030-1 Lecture 030 ECE4430 Review III (1/9/04) Page 0301 LECTURE 030 ECE 4430 REVIEW III (READING: GHLM Chaps. 3 and 4) Objective The objective of this presentation is: 1.) Identify the prerequisite material

More information

Basic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair,

Basic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair, Basic Circuits Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair, CCS - Basic Circuits P. Fischer, ZITI, Uni Heidelberg, Seite 1 Reminder: Effect of Transistor Sizes Very crude classification:

More information

Design methodology of Miller frequency compensation with current buffer/amplifier

Design methodology of Miller frequency compensation with current buffer/amplifier Desin methodoloy of Miller frequency compensation with current buffer/amplifier W. Aloisi, G. Palumbo and S. Pennisi Abstract: Current buffers/amplifiers are used in series to the Miller compensation capacitor

More information

ETIN25 Analogue IC Design. Laboratory Manual Lab 2

ETIN25 Analogue IC Design. Laboratory Manual Lab 2 Department of Electrical and Information Technology LTH ETIN25 Analogue IC Design Laboratory Manual Lab 2 Jonas Lindstrand Martin Liliebladh Markus Törmänen September 2011 Laboratory 2: Design and Simulation

More information

Cascode Configuration

Cascode Configuration EE 330 Lecture 34 Some dditional nalo Circuits The Cascode Confiuration Darlinton Confiuration Other Special Confiurations The Differential mplifier Cascade mplifiers mplifier Biasin Diital Loic Review

More information

PDm200 High Performance Piezo Driver

PDm200 High Performance Piezo Driver PDm200 Hih Performance Piezo Driver The PDm200 is a complete hih-performance power supply and linear amplifier module for drivin piezoelectric actuators. The output voltae rane can be switched between

More information

Homework Assignment EE 435 Homework 4 Spring 2014 Due Wednesday Feb 26

Homework Assignment EE 435 Homework 4 Spring 2014 Due Wednesday Feb 26 Homework Assignment EE 435 Homework 4 Spring 2014 Due Wednesday Feb 26 In the following problems, if reference to a semiconductor process is needed, assume processes with the following characteristics:

More information

EE 435 Lecture 11. Current Mirror Op Amps -- Alternative perspective -- Loop phase-shift concerns. OTA circuits

EE 435 Lecture 11. Current Mirror Op Amps -- Alternative perspective -- Loop phase-shift concerns. OTA circuits EE 435 Lecture 11 Current Mirror Op Amps -- Alternative perspective -- Loop phase-shift concerns OTA circuits Review from last lecture: Current Mirror Op Amp W/O CMFB DD M : 1 1 : M M meq m1 Often termed

More information

INF4420 Switched capacitor circuits Outline

INF4420 Switched capacitor circuits Outline INF4420 Switched capacitor circuits Spring 2012 1 / 54 Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators 2 / 54 Introduction Discrete time analog

More information

Homework Assignment 06

Homework Assignment 06 Question 1 (2 points each unless noted otherwise) Homework Assignment 06 1. True or false: when transforming a circuit s diagram to a diagram of its small-signal model, we replace dc constant current sources

More information

Advanced OPAMP Design

Advanced OPAMP Design Advanced OPAMP Design Two Stage OPAMP with Cascoding To increase the gain, the idea of cascoding can be combined with the idea of cascading. A two stage amplifier with one stage being cascode is possible.

More information

Realization of current-mode KHN-equivalent biquad filter using ZC-CFTAs and grounded capacitors

Realization of current-mode KHN-equivalent biquad filter using ZC-CFTAs and grounded capacitors Indian Journal of Pure & Applied Physics Vol. 49, December, pp. 84-846 Realiation of current-mode KHN-equivalent biquad filter usin ZC-CFTAs and rounded capacitors Jetsdaporn Satansup & Worapon Tansrirat*

More information

INF4420. Switched capacitor circuits. Spring Jørgen Andreas Michaelsen

INF4420. Switched capacitor circuits. Spring Jørgen Andreas Michaelsen INF4420 Switched capacitor circuits Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators

More information

Chapter 2. Operational Amplifiers

Chapter 2. Operational Amplifiers Chapter 2. Operational Amplifiers Tong In Oh 1 2.5 Integrators and Differentiators Utilized resistors in the op-amp feedback and feed-in path Ideally independent of frequency Use of capacitors together

More information

EE 230 Lecture 17. Nonideal Op Amp Characteristics

EE 230 Lecture 17. Nonideal Op Amp Characteristics EE 3 Lecture 17 Nonideal Op Amp Characteristics Quiz 11 The dc gain of this circuit was measured to be 5 and the 3dB bandwidth was measured to be 6KHz. Determine as many of the following as possible from

More information

55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point.

55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point. Exam 3 Name: Score /65 Question 1 Unless stated otherwise, each question below is 1 point. 1. An engineer designs a class-ab amplifier to deliver 2 W (sinusoidal) signal power to an resistive load. Ignoring

More information

CHAPTER 9 FEEDBACK. NTUEE Electronics L.H. Lu 9-1

CHAPTER 9 FEEDBACK. NTUEE Electronics L.H. Lu 9-1 CHAPTER 9 FEEDBACK Chapter Outline 9.1 The General Feedback Structure 9.2 Some Properties of Negative Feedback 9.3 The Four Basic Feedback Topologies 9.4 The Feedback Voltage Amplifier (Series-Shunt) 9.5

More information

INF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation

INF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation INF3410 Fall 2013 Compensation content Introduction Two Stage Opamps Compensation Slew Rate Systematic Offset Advanced Current Mirrors Operational Transconductance Amplifiers Current Mirror Opamps Folded

More information

Experiment 8 Frequency Response

Experiment 8 Frequency Response Experiment 8 Frequency Response W.T. Yeung, R.A. Cortina, and R.T. Howe UC Berkeley EE 105 Spring 2005 1.0 Objective This lab will introduce the student to frequency response of circuits. The student will

More information

ECEN474: (Analog) VLSI Circuit Design Fall 2011

ECEN474: (Analog) VLSI Circuit Design Fall 2011 ECEN474: (Analog) VLSI Circuit Design Fall 20 Lecture 22: Output Stages Sebastian Hoyos Analog & Mixed-Signal Center Texas A&M University Agenda Output Stages Source Follower (Class A) Push-Pull (Class

More information

Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1

Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1 Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1 LECTURE 300 LOW VOLTAGE OP AMPS LECTURE ORGANIZATION Outline Introduction Low voltage input stages Low voltage gain stages Low voltage bias circuits

More information

Homework Assignment 07

Homework Assignment 07 Homework Assignment 07 Question 1 (Short Takes). 2 points each unless otherwise noted. 1. A single-pole op-amp has an open-loop low-frequency gain of A = 10 5 and an open loop, 3-dB frequency of 4 Hz.

More information

Comparative Analysis of Compensation Techniques for improving PSRR of an OPAMP

Comparative Analysis of Compensation Techniques for improving PSRR of an OPAMP Comparative Analysis of Compensation Techniques for improving PSRR of an OPAMP 1 Pathak Jay, 2 Sanjay Kumar M.Tech VLSI and Embedded System Design, Department of School of Electronics, KIIT University,

More information

Analog Integrated Circuits Fundamental Building Blocks

Analog Integrated Circuits Fundamental Building Blocks Analog Integrated Circuits Fundamental Building Blocks Basic OTA/Opamp architectures Faculty of Electronics Telecommunications and Information Technology Gabor Csipkes Bases of Electronics Department Outline

More information

Analysis of Active Feedback and its Influence on UWB Low Noise Amplifier

Analysis of Active Feedback and its Influence on UWB Low Noise Amplifier Volume 89 No 8, March 04 Analysis of Active Feedback and its Influence on UWB Low Noise Amplifier P.Keerthana PG Student Dept. of ECE SSN Collee of Enineerin, Chennai, India. J.Raja Professor Dept. of

More information

ECEN 474/704 Lab 7: Operational Transconductance Amplifiers

ECEN 474/704 Lab 7: Operational Transconductance Amplifiers ECEN 474/704 Lab 7: Operational Transconductance Amplifiers Objective Design, simulate and layout an operational transconductance amplifier. Introduction The operational transconductance amplifier (OTA)

More information

James Lunsford HW2 2/7/2017 ECEN 607

James Lunsford HW2 2/7/2017 ECEN 607 James Lunsford HW2 2/7/2017 ECEN 607 Problem 1 Part A Figure 1: Negative Impedance Converter To find the input impedance of the above NIC, we use the following equations: V + Z N V O Z N = I in, V O kr

More information

System on a Chip. Prof. Dr. Michael Kraft

System on a Chip. Prof. Dr. Michael Kraft System on a Chip Prof. Dr. Michael Kraft Lecture 4: Filters Filters General Theory Continuous Time Filters Background Filters are used to separate signals in the frequency domain, e.g. remove noise, tune

More information

SAMPLE FINAL EXAMINATION FALL TERM

SAMPLE FINAL EXAMINATION FALL TERM ENGINEERING SCIENCES 154 ELECTRONIC DEVICES AND CIRCUITS SAMPLE FINAL EXAMINATION FALL TERM 2001-2002 NAME Some Possible Solutions a. Please answer all of the questions in the spaces provided. If you need

More information

An LDO Primer. Part III: A Review on PSRR and Output Noise

An LDO Primer. Part III: A Review on PSRR and Output Noise An LDO Primer Part III: A Review on PSRR and Output Noise Qi Deng Senior Product Marketing Engineer, Analog and Interface Products Division Microchip Technology Inc. In Parts I and II of this article series,

More information

Lecture 13. Biasing and Loading Single Stage FET Amplifiers. The Building Blocks of Analog Circuits - III

Lecture 13. Biasing and Loading Single Stage FET Amplifiers. The Building Blocks of Analog Circuits - III Lecture 3 Biasing and Loading Single Stage FET Amplifiers The Building Blocks of Analog Circuits III In this lecture you will learn: Current biasing of circuits Current sources and sinks for CS, CG, and

More information

Operational Amplifiers

Operational Amplifiers CHAPTER 9 Operational Amplifiers Analog IC Analysis and Design 9- Chih-Cheng Hsieh Outline. General Consideration. One-Stage Op Amps / Two-Stage Op Amps 3. Gain Boosting 4. Common-Mode Feedback 5. Input

More information

Analog Integrated Circuit Configurations

Analog Integrated Circuit Configurations Analog Integrated Circuit Configurations Basic stages: differential pairs, current biasing, mirrors, etc. Approximate analysis for initial design MOSFET and Bipolar circuits Basic Current Bias Sources

More information

UNIT I. Operational Amplifiers

UNIT I. Operational Amplifiers UNIT I Operational Amplifiers Operational Amplifier: The operational amplifier is a direct-coupled high gain amplifier. It is a versatile multi-terminal device that can be used to amplify dc as well as

More information

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN OPAMP DESIGN AND SIMULATION Vishal Saxena OPAMP DESIGN PROJECT R 2 v out v in /2 R 1 C L v in v out V CM R L V CM C L V CM -v in /2 R 1 C L (a) (b) R 2 ECE415/EO

More information

Solid State Devices & Circuits. 18. Advanced Techniques

Solid State Devices & Circuits. 18. Advanced Techniques ECE 442 Solid State Devices & Circuits 18. Advanced Techniques Jose E. Schutt-Aine Electrical l&c Computer Engineering i University of Illinois jschutt@emlab.uiuc.edu 1 Darlington Configuration - Popular

More information

CMOS Fully Differential Feedforward-Regulated Folded Cascode Amplifier

CMOS Fully Differential Feedforward-Regulated Folded Cascode Amplifier MOS Fully Differential Feedforward-Reulated Folded ascode Amplifier Edinei Santin, Michael Fiueiredo, João Goes and Luís B. Oliveira Departamento de Enenharia Electrotécnica / TS UNINOVA Faculdade de iências

More information

Chapter 2 CMOS at Millimeter Wave Frequencies

Chapter 2 CMOS at Millimeter Wave Frequencies Chapter 2 CMOS at Millimeter Wave Frequencies In the past, mm-wave integrated circuits were always designed in high-performance RF technologies due to the limited performance of the standard CMOS transistors

More information

What is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB

What is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB Department of Electronic ELEC 5808 (ELG 6388) Signal Processing Electronics Final Examination Dec 14th, 2010 5:30PM - 7:30PM R. Mason answer all questions one 8.5 x 11 crib sheets allowed 1. (5 points)

More information

GBM8320 Dispositifs Médicaux Intelligents

GBM8320 Dispositifs Médicaux Intelligents GBM830 Dispositifs Médicaux Intellients Biopotential amplifiers Part 3 Mohamad Sawan et al. Laboratoire de neurotechnoloies Polystim http://www.cours.polymtl.ca/bm830/ mohamad.sawan@polymtl.ca M5418 11-18

More information

New Simple CMOS Realization of Voltage Differencing Transconductance Amplifier and Its RF Filter Application

New Simple CMOS Realization of Voltage Differencing Transconductance Amplifier and Its RF Filter Application 63 A. YESIL, F. KACAR, H. KUNTMAN, NEM SIMPLE CMOS REALIZATION OF OLTAGE DIFFERENCG... New Simple CMOS Realization of oltae Differencin Transconductance Amplifier and Its RF Filter Application Abdullah

More information

GATE: Electronics MCQs (Practice Test 1 of 13)

GATE: Electronics MCQs (Practice Test 1 of 13) GATE: Electronics MCQs (Practice Test 1 of 13) 1. Removing bypass capacitor across the emitter leg resistor in a CE amplifier causes a. increase in current gain b. decrease in current gain c. increase

More information

INF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation

INF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation INF3410 Fall 2015 Book Chapter 6: Basic Opamp Design and Compensation content Introduction Two Stage Opamps Compensation Slew Rate Systematic Offset Advanced Current Mirrors Operational Transconductance

More information

Basic OpAmp Design and Compensation. Chapter 6

Basic OpAmp Design and Compensation. Chapter 6 Basic OpAmp Design and Compensation Chapter 6 6.1 OpAmp applications Typical applications of OpAmps in analog integrated circuits: (a) Amplification and filtering (b) Biasing and regulation (c) Switched-capacitor

More information

A CMOS Multi-Output Cross-Coupled Gain-Boosting Current- Mode Integrator

A CMOS Multi-Output Cross-Coupled Gain-Boosting Current- Mode Integrator Vol.6, No.6 (203), pp.39-50 http://dx.doi.or/0.4257/ijca.203.6.6.4 A CMOS Multi-Output Cross-Coupled Gain-Boostin Current- Mode Interator Junho Ban, Inho Ryu, Jeho Son, Hyunjun Chun IT Applied System Enineerin,

More information

A CURRENT MIRROR BASED TWO STAGE CMOS CASCODE OP-AMP FOR HIGH FREQUENCY APPLICATION

A CURRENT MIRROR BASED TWO STAGE CMOS CASCODE OP-AMP FOR HIGH FREQUENCY APPLICATION Journal of Enineerin Science and Technoloy Vol. 12, No. 3 (2017) 686-700 School of Enineerin, Taylor s University A CURRENT MIRROR BASED TWO STAGE CMOS CASCODE OP-AMP FOR HIGH FREQUENCY APPLICATION RAMKRISHNA

More information

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Radivoje Đurić, 2015, Analogna Integrisana Kola 1 Low power OTA 1 Two-Stage, Miller Op Amp Operating in Weak Inversion Low frequency response: gm1 gm6 Av 0 g g g g A v 0 ds2 ds4 ds6 ds7 I D m, ds D nvt g g I n GB and SR: GB 1 1 n 1 2 4 6 6 7 g 2 2 m1

More information

Microelectronics Part 2: Basic analog CMOS circuits

Microelectronics Part 2: Basic analog CMOS circuits GBM830 Dispositifs Médicaux Intelligents Microelectronics Part : Basic analog CMOS circuits Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim!! http://www.cours.polymtl.ca/gbm830/! mohamad.sawan@polymtl.ca!

More information

Design of Reconfigurable Baseband Filter. Xin Jin

Design of Reconfigurable Baseband Filter. Xin Jin Design of Reconfigurable Baseband Filter by Xin Jin A thesis submitted to the Graduate Faculty of Auburn University in partial fulfillment of the requirements for the Degree of Master of Science Auburn,

More information

EE Experiment 8 Bode Plots of Frequency Response

EE Experiment 8 Bode Plots of Frequency Response EE16:Exp8-1 EE 16 - Experiment 8 Bode Plots of Frequency Response Objectives: To illustrate the relationship between a system frequency response and the frequency response break frequencies, factor powers,

More information

Improving Amplifier Voltage Gain

Improving Amplifier Voltage Gain 15.1 Multistage ac-coupled Amplifiers 1077 TABLE 15.3 Three-Stage Amplifier Summary HAND ANALYSIS SPICE RESULTS Voltage gain 998 1010 Input signal range 92.7 V Input resistance 1 M 1M Output resistance

More information

Kent Bertilsson Muhammad Amir Yousaf

Kent Bertilsson Muhammad Amir Yousaf Today s topics Analog System (Rev) Frequency Domain Signals in Frequency domain Frequency analysis of signals and systems Transfer Function Basic elements: R, C, L Filters RC Filters jw method (Complex

More information

ECEN 474/704 Lab 6: Differential Pairs

ECEN 474/704 Lab 6: Differential Pairs ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers

More information

A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage

A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage EEE 523 Advanced Analog Integrated Circuits Project Report Fuding Ge You are an engineer who is assigned the project to design

More information

Third Op.amp. Abstract. 1. Introduction. Treatment. electronically. respect to the. aharashtra, India. responses, gains, tion. A S A 0.

Third Op.amp. Abstract. 1. Introduction. Treatment. electronically. respect to the. aharashtra, India. responses, gains, tion. A S A 0. Circuits and Systems, 1, 1, 65-7 doi:1.46/cs. 1.111 Published Online October 1 (http://www.scirp.or/journal/cs) Third Orderr Current Mode Universal Filter Usin Only Op.amp and OTAs G. N. Shinde 1, D. D.

More information

A New Design Technique of CMOS Current Feed Back Operational Amplifier (CFOA)

A New Design Technique of CMOS Current Feed Back Operational Amplifier (CFOA) Circuits and Systems, 2013, 4, 11-15 http://dx.doi.org/10.4236/cs.2013.41003 Published Online January 2013 (http://www.scirp.org/journal/cs) A New Design Technique of CMOS Current Feed Back Operational

More information

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design.

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. ECEN 622(ESS) Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. By Edgar Sanchez-Sinencio Thanks to Heng Zhang for part of the material OP AMP MACROMODELS Systems containing a significant

More information

Electronics basics for MEMS and Microsensors course

Electronics basics for MEMS and Microsensors course Electronics basics for course, a.a. 2017/2018, M.Sc. in Electronics Engineering Transfer function 2 X(s) T(s) Y(s) T S = Y s X(s) The transfer function of a linear time-invariant (LTI) system is the function

More information

Gechstudentszone.wordpress.com

Gechstudentszone.wordpress.com UNIT 4: Small Signal Analysis of Amplifiers 4.1 Basic FET Amplifiers In the last chapter, we described the operation of the FET, in particular the MOSFET, and analyzed and designed the dc response of circuits

More information

Friday, 1/27/17 Constraints on A(jω)

Friday, 1/27/17 Constraints on A(jω) Friday, 1/27/17 Constraints on A(jω) The simplest electronic oscillators are op amp based, and A(jω) is typically a simple op amp fixed gain amplifier, such as the negative gain and positive gain amplifiers

More information

EE 434 Lecture 22. Properties of Bipolar Devices

EE 434 Lecture 22. Properties of Bipolar Devices EE 434 Lecture 22 Properties of Bipolar Devices Quiz 16 A dc current source is shown. If the device has width W50u, lenth L1.2u, ucox100ua -2, T.75 and.04-1, determine a) The nominal output current b)

More information

Chapter 15 Goals. ac-coupled Amplifiers Example of a Three-Stage Amplifier

Chapter 15 Goals. ac-coupled Amplifiers Example of a Three-Stage Amplifier Chapter 15 Goals ac-coupled multistage amplifiers including voltage gain, input and output resistances, and small-signal limitations. dc-coupled multistage amplifiers. Darlington configuration and cascode

More information

Comparison of LNA Topologies for WiMAX Applications in a Standard 90-nm CMOS Process

Comparison of LNA Topologies for WiMAX Applications in a Standard 90-nm CMOS Process 2010 12th International Conference on Computer Modellin and Simulation Comparison of LNA Topoloies for WiMAX Applications in a Standard 90-nm CMOS Process Michael Anelo G. Lorenzo Electrical and Electronics

More information

GBM8320 Dispositifs Médicaux Intelligents

GBM8320 Dispositifs Médicaux Intelligents GBM830 Dispositifs Médicaux Intellients Biopotential amplifiers Part 3 Mohamad Sawan et al. Laboratoire de neurotechnoloies Polystim http://www.cours.polymtl.ca/bm830/ mohamad.sawan@polymtl.ca M5418 February

More information

ECEN 325 Lab 5: Operational Amplifiers Part III

ECEN 325 Lab 5: Operational Amplifiers Part III ECEN Lab : Operational Amplifiers Part III Objectives The purpose of the lab is to study some of the opamp configurations commonly found in practical applications and also investigate the non-idealities

More information

A Pedagogical Approach for Modeling and Simulation of Switching Mode DC-DC Converters for Power Electronics Course

A Pedagogical Approach for Modeling and Simulation of Switching Mode DC-DC Converters for Power Electronics Course TEKOMNIKA Indonesian Journal of Electrical Enineerin Vol., No.6, October 22, pp. 39~326 39 A Pedaoical Approach for Modelin and Simulation of Switchin Mode DC-DC Converters for Power Electronics Course

More information

Microelectronic Circuits II. Ch 9 : Feedback

Microelectronic Circuits II. Ch 9 : Feedback Microelectronic Circuits II Ch 9 : Feedback 9.9 Determining the Loop Gain 9.0 The Stability problem 9. Effect on Feedback on the Amplifier Poles 9.2 Stability study using Bode plots 9.3 Frequency Compensation

More information

EE 435. Lecture 6: Current Mirrors Signal Swing

EE 435. Lecture 6: Current Mirrors Signal Swing EE 435 ecture 6: Current Mirrors Signal Swing 1 Review from last lecture: Where we are at: Basic Op Amp Design Fundamental Amplifier Design Issues Single-Stage ow Gain Op Amps Single-Stage High Gain Op

More information

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10 Index A absolute value, 308 additional pole, 271 analog multiplier, 190 B BiCMOS,107 Bode plot, 266 base-emitter voltage, 16, 50 base-emitter voltages, 296 bias current, 111, 124, 133, 137, 166, 185 bipolar

More information

ECE 2C Final Exam. June 8, 2010

ECE 2C Final Exam. June 8, 2010 ECE 2C Final Exam June 8, 2010 Do not open exam until instructed to. Closed book: Crib sheet and 2 pages personal notes permitted There are 4 problems on this exam, and you have 3 hours. Use any and all

More information

Thursday, 1/23/19 Automatic Gain Control As previously shown, 1 0 is a nonlinear system that produces a limit cycle with a distorted sinusoid for

Thursday, 1/23/19 Automatic Gain Control As previously shown, 1 0 is a nonlinear system that produces a limit cycle with a distorted sinusoid for Thursday, 1/23/19 Automatic Gain Control As previously shown, 1 0 is a nonlinear system that produces a limit cycle with a distorted sinusoid for x(t), which is not a very good sinusoidal oscillator. A

More information

d. Why do circuit designers like to use feedback when they make amplifiers? Give at least two reasons.

d. Why do circuit designers like to use feedback when they make amplifiers? Give at least two reasons. EECS105 Final 5/12/10 Name SID 1 /20 2 /30 3 /20 4 /20 5 /30 6 /40 7 /20 8 /20 Total 1. Give a short answer to each question a. Your friend from Stanford says that he has designed a three-stage high gain

More information

CHAPTER 11. Feedback. Microelectronic Circuits, Seventh Edition. Copyright 2015 by Oxford University Press

CHAPTER 11. Feedback. Microelectronic Circuits, Seventh Edition. Copyright 2015 by Oxford University Press CHAPTER 11 Feedback Figure 11.1 General structure of the feedback amplifier. This is a signal-flow diagram, and the quantities x represent either voltage or current signals. Figure 11.2 Determining the

More information

DESIGN OF SECOND ORDER BUTTERWORTH HIGHPASS FILTER USING CMOS TECHNOLOGY

DESIGN OF SECOND ORDER BUTTERWORTH HIGHPASS FILTER USING CMOS TECHNOLOGY ISSN (Print ) : 2614-4867 ISSN (Online) : 2614-4859 DESIGN OF SECOND ORDER BUTTERWORTH HIGHPASS FILTER USING CMOS TECHNOLOGY 11 Anraini Puspita Sari, Aun Darmawansyah, M. Julius St. Abstract The research

More information

CMOS Cascode Transconductance Amplifier

CMOS Cascode Transconductance Amplifier CMOS Cascode Transconductance Amplifier Basic topology. 5 V I SUP v s V G2 M 2 iout C L v OUT Device Data V Tn = 1 V V Tp = 1 V µ n C ox = 50 µa/v 2 µ p C ox = 25 µa/v 2 λ n = 0.05 V 1 λ p = 0.02 V 1 @

More information