INF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation

Size: px
Start display at page:

Download "INF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation"

Transcription

1 INF3410 Fall 2015 Book Chapter 6: Basic Opamp Design and Compensation

2 content Introduction Two Stage Opamps Compensation Slew Rate Systematic Offset Advanced Current Mirrors Operational Transconductance Amplifiers Current Mirror Opamps Folded Cascode Opamp Fully Differential Amplifiers Advanced Circuits Essentials Summary Operational Transconductance Amps Fully Differential OpAmps Advanced Current Mirrors Book Chapter 6: Basic Opamp Design and Compensation 2

3 Content Introduction Two Stage Opamps Compensation Slew Rate Systematic Offset Advanced Current Mirrors Operational Transconductance Amplifiers Current Mirror Opamps Folded Cascode Opamp Fully Differential Amplifiers Advanced Circuits Essentials Summary Operational Transconductance Amps Fully Differential OpAmps Advanced Current Mirrors Book Chapter 6: Basic Opamp Design and Compensation 3

4 Classic Uses of Opamps An Operational Amplifier (Opamp) is a high gain voltage amplifier with differential input. Classic applications are: Book Chapter 6: Basic Opamp Design and Compensation 4

5 Content Introduction Two Stage Opamps Compensation Slew Rate Systematic Offset Advanced Current Mirrors Operational Transconductance Amplifiers Current Mirror Opamps Folded Cascode Opamp Fully Differential Amplifiers Advanced Circuits Essentials Summary Operational Transconductance Amps Fully Differential OpAmps Advanced Current Mirrors Book Chapter 6: Basic Opamp Design and Compensation 5

6 Two Stage CMOS Opamps The classic way of getting high gain is a two stage solution, also providing high output swing (as opposed to e.g. cascode gain stages). General principle: The compensation capacitor C cmp in conjunction with the output resistance of the first stage limits the bandwidth, which can be handy to stabilize the circuit when employed in a feedback configuration. Book Chapter 6: Basic Opamp Design and Compensation 6

7 Two Stage CMOS Opamp Example A simple example: DC Gain (in a first, mostly valid approximation): A = A v1 A v2 Book Chapter 6: Basic Opamp Design and Compensation 7

8 First Order Approximation of Frequency Response In mid range (only C C matters) simplified to: A v1 = g m1 Z out1 (6.5) 1 g m1 r ds2 r ds4 sc C A v2 A v (s) A v2 g m1 sc C A v2 = g m1 sc C (6 ω ta < g m1 C C (6.9) = = I bias V eff 1 C C (6.10, strong inv.) Book Chapter 6: Basic Opamp Design and Compensation 8 qi bias 2nkTC C (weak inv.)

9 Second Order Approximation of Frequency Response (1/2) Second order becomes necessary for analysis close to ω ta. Without R C : g m1 g m7 R 1 R 2 1 sc C g m7 A v (s) = (6.15) 1 + sa + s 2 b Book Chapter 6: Basic Opamp Design and Compensation 9

10 Interrupt: Second Order Approximation Deduction 1 v 1( 1 R 1 + sc 1 + sc C) + v in g m1 = v outsc C 1 v out( 1 R 2 + sc 2 + sc C) + v 1g m7 = v 1sC C 2 v 1 = v out 1 R 2 + sc 2 + sc C sc C g m7 2 3 Book Chapter 6: Basic Opamp Design and Compensation 10

11 Interrupt: Second Order Approximation Deduction 2 v out 1 R 2 + sc 2 + sc C sc C g m7 ( 1 R 1 + sc 1 + sc C) + v in g m1 = v outsc C 3 1 = 4 1 R v out sc C 1 R + s( C 2 +C C 2 R + C 1 +C C 1 R ) + s 2 (C 1 + C 2 C)(C 2 + C C) = v in g m1 4 = 5 sc C g m7 1 scc(scc gm7) R v out 1 R s( C 2 +C C 2 R + C 1 +C C 1 R ) s 2 (C 1 + C 2 C)(C 2 + C C) = v in g m1 5 = 6 sc C g m7 Book Chapter 6: Basic Opamp Design and Compensation 11

12 Interrupt: Second Order Approximation Deduction 3 1 R v 1 R s(c 2 Cg m7 + C 2 +C C R 1 out + C 1 +C C R ) + s 2 C 2 2 C (C1 + CC)(C2 + CC) = v in g m1 6 = 7 sc C g m7 v out sc C g m7 = g m1 v in 1 R 1 R s(c 2 Cg m7 + C 2 +C C R + C 1 +C C 1 R ) + s 2 C 2 7 = 8 2 C (C1 + CC)(C2 + CC) Book Chapter 6: Basic Opamp Design and Compensation 12

13 Interrupt: Second Order Approximation Deduction 4 v out v in = R 1R 2g m1g m7( sc C g m7 1) 1 s(c Cg m7r 1R 2 + R 2(C 2 + C C) + R 1(C 1 + C C)) + s 2 R 1R 2(C 2 C (C1 + CC)(C2 + CC)) rearrangin And that s the same as (6.15) with minimal rearranging. Thus: z 1 = gm7 C C Book Chapter 6: Basic Opamp Design and Compensation 13

14 Second Order Approximation of Frequency Response (2/2) ω 1 1 g m7 R 1 R 2 C C (6.19) ω 2 g m7 C 1 + C 2 (6.20) z 1 = g m7 C C The problem with positive zeros is negative phase shift, here dependent on C C : Increasing C C will reduce ω ta but also the frequency at which the phase shift becomes -180 o Book Chapter 6: Basic, making Opamp Design a feedback and Compensationsystem no more stable. 14

15 Compensation Tools Dominant pole compensation: Moving (only) the dominant pole of the open loop gain to a lower frequency. (Shifting ω t to a frequency smaller than the second most dominant pole) Lead compensation: Introducing a right hand side zero that shifts the -180 o phase shift to higher frequencies. Book Chapter 6: Basic Opamp Design and Compensation 15

16 Interrupt: Second Order Approximation Deduction 5 (With R C ) with R C in series the admittance sc C becomes sc 1+sC C R C and thus the term sc C g m7 1 in the nominator of (6.15) becomes (neglecting influences of R C elswhere): sc C g m7 1 sc C (1 + sc CR C)g m7 1 scc gm7 sgm7ccrc (1 + sc CR C)g m7 The nominator of that term becomes: /g m7 1 s(c C g m7c CR C) g m7 sc C( R C) 1 (Philipp 9) g m7 Book Chapter 6: Basic Opamp Design and Compensation 16

17 Lead compensation (1/2) With R C the zero becomes (without much influencing the poles!): 1 z 1 = (6.43) C 1 C R g m7 C R C can now be chosen to eliminate the zero (see equation(philipp 9)!): R C = 1 g m7 (6.44) or to negate the non-dominant pole ω 2 (using (6.20)): R C = C 1 + C 2 (6.45) Book Chapter 6: Basic Opamp Design and Compensation 17 g m7 C C

18 Lead compensation (2/2) Or to choose R C even higher to not cancel phase shift due to ω 2/eq to -180 o entirely but to delay it (create a phase lead), e.g. (dependent on a β in a closed loop application): 1 R C 1.7βg m1 IN all of the above R C may conveniently be implemented as transistor Q 9 in triode region (this β is the EKV notation β = μc ox W L ): R C = 1 βv eff 9 Book Chapter 6: Basic Opamp Design and Compensation 18

19 Slew Rate Concept The speed of an OpAmp output is not only limited by bandwidth but also by the bias current, as the output current cannot be bigger than the bias current. Thus, a big input step will get the transconductance out of its linear range and the output current saturates. Thus the maximum output gradient of an OpAmp is called slew rate (SR) in units [V/s]. Book Chapter 6: Basic Opamp Design and Compensation 19

20 Slew Rate Illustration V step,max < SR τ Book Chapter 6: Basic Opamp Design and Compensation 20

21 Increasing the Slew Rate The slew rate is dictated by the bias current and the compensation capacitor: SR = I D5 C C However, simply increasing the bias current or decreasing C C will raise ω ta, potentially making the circuit unstable. Thus, one needs also to increase ω 2 and/or V eff 1 (i.e. reduce (W/L) 1 ) to maintain proper compensation, which the book says are the only ways to design for higher slew rate. Book Chapter 6: Basic Opamp Design and Compensation 21

22 Systematic Offset Basically the zero output of stage one has to closely match the zero input of stage two. (What happens oterwise?) Zero input of stage two means the currents in Q 6 and Q 7 need to be equal. Zero output from stage one means that Q 4 is sinking half the bias current (while Q 5 is sourcing the whole bias current). Thus, if for instance Q 5 and Q 6 have the same W/L, then Q 7 needs to have twice the W/L of Q 4. More generally: W/L 7 W/L 4! = 2 W/L 6 W/L 5 (6.38) Book Chapter 6: Basic Opamp Design and Compensation 22

23 Content Introduction Two Stage Opamps Compensation Slew Rate Systematic Offset Advanced Current Mirrors Operational Transconductance Amplifiers Current Mirror Opamps Folded Cascode Opamp Fully Differential Amplifiers Advanced Circuits Essentials Summary Operational Transconductance Amps Fully Differential OpAmps Advanced Current Mirrors Book Chapter 6: Basic Opamp Design and Compensation 23

24 Cascode Current Mirror The cascode current mirror in chapter 3 reduces the output headroom by V out > 2V eff + V t0 (3.42). The problem is that the sources of the transistor closest to the output is at V eff + V t0. There are alternatives that provide equally high output resistance with less loss of headroom/output-swing. Book Chapter 6: Basic Opamp Design and Compensation 24

25 Wide-Swing Current Mirrors Think this circuit through for the case where I bias = I in. Then the current through all transistors is the same. For constant current in strong inversion (!) if you scale W/L by 1/a 2, V eff scales with a. V s1 = V g5 V gs1 = (V eff (n + 1) + V t0 ) (V eff n + V t0 ) = V eff and thus V out > (n + 1)V eff (6.78) for all transistors to be saturated. For instance for n=1 the optimum V out > 2V eff (6.79) is obtained. For I in < I bias, the minimum V out will shrink in absolute terms, but will no longer be optimal in terms of V eff. For I in > I bias the output resistance drops dramatically as the transistors Book Chapter 6: Basic Opamp Design and Compensation 25 enter the triode region.

26 Enhanced Output Impedance Current Mirrors (1/2) Similarly to the cascode current mirror V d2 (and thus the current through Q 2 ) is attempted to be kept as constant as possible. While V g1 is constant in the cascode current mirror, here it is actively moved to compensate the influence of V out on V d2 So while the a circuit with constant V g1 would have R out g m1 r ds1 r ds2 (like a cascode current mirror), this circuit has: R out (A + 1)g m1 r ds1 r ds2 (6.82) Book Chapter 6: Basic Opamp Design and Compensation 26

27 Enhanced Output Impedance Current Mirrors (2/2) Note: V bias needs to be big enough to keep Q 2 in saturation! Stability of feedback loop needs to be veryfied! Parasitic resistance from drain to bulk may become the actual limiting factor! Book Chapter 6: Basic Opamp Design and Compensation 27

28 Enhanced Gain Cascode Gain Stage A V (s) = g m2 R out 1 The same technique can be used to enhance the output resistance, and thus the gain of a cascode gain stage. Note: The current source needs a similarly enhanced output resistance! sc L (6.83) R out (s) = g m1 r ds1 r ds2 (1 + A(s)) (6.84) Book Chapter 6: Basic Opamp Design and Compensation 28

29 Enhanced Output Impedance Current Mirrors Implementation The amplifier is a common source gain stage. Note: Again the output swing is quite limited by V out > V eff 3 + V tn + V eff 1 (one way of looking at this is that the amp s V bias = V eff 3 + V tn ) r out (s) g m1 r ds1 r ds2 (g m3 r ds3 2 ) (6.93) Book Chapter 6: Basic Opamp Design and Compensation 29

30 Wide Swing AND enhanced impedance Book Chapter 6: Basic Opamp Design and Compensation 30

31 Space and Power Conserving Variant Quite equivalent with worse current matching but less power and layout space consumption. More modular with splitting Q 2 and presumably better stability. Book Chapter 6: Basic Opamp Design and Compensation 31

32 Content Introduction Two Stage Opamps Compensation Slew Rate Systematic Offset Advanced Current Mirrors Operational Transconductance Amplifiers Current Mirror Opamps Folded Cascode Opamp Fully Differential Amplifiers Advanced Circuits Essentials Summary Operational Transconductance Amps Fully Differential OpAmps Advanced Current Mirrors Book Chapter 6: Basic Opamp Design and Compensation 32

33 Operational Transconductance Amplifiers These are operational amplifiers with high output impedance, limited in bandwith by the output load (and not in internal nodes that are low impedance nodes). Thus, mainly suited for capacitive output loads only! Book Chapter 6: Basic Opamp Design and Compensation 33

34 Current Mirror Opamp A simple concept boosting the output current resulting in good bandwidth and good slew rate assuming C L is dominant. A V (s) = ω ta SR = Kg m1 C L Kg m1 r out 1+sr out C L (6.119) = 2KI D1 C L V eff 1 (6.121) KI b C L (6.124) Book Chapter 6: Basic Opamp Design and Compensation 34

35 Folded Cascode Opamp Ignore Q 12 and Q 13 for an initial analysis. Think of it as an extension of a differential pair: the cascodes simply increase the output resistance of the differential output current higher voltage gain given the same transconductance. Book Chapter 6: Basic Opamp Design and Compensation 35

36 Content Introduction Two Stage Opamps Compensation Slew Rate Systematic Offset Advanced Current Mirrors Operational Transconductance Amplifiers Current Mirror Opamps Folded Cascode Opamp Fully Differential Amplifiers Advanced Circuits Essentials Summary Operational Transconductance Amps Fully Differential OpAmps Advanced Current Mirrors Book Chapter 6: Basic Opamp Design and Compensation 36

37 Interrupt: Common Mode Rejection Ratio On the white board... Book Chapter 6: Basic Opamp Design and Compensation 37

38 Basic TransAmp with Diff Output Book Chapter 6: Basic Opamp Design and Compensation 38

39 Small Signal Considerations Book Chapter 6: Basic Opamp Design and Compensation 39

40 Fully Differential Current Mirror Opamp Book Chapter 6: Basic Opamp Design and Compensation 40

41 Dual Single Ended Structure Actively pulling the output up and down. (Class AB amplifier as opposed to class A). Better symmetrical slew rate. CMFB needed! Book Chapter 6: Basic Opamp Design and Compensation 41

42 Partially Dual Single Ended Structure Actively pulling the output up and down. Also better (symmetrical) slew rate, but maybe worse bandwith (due to more capacitance in current mirrors). CMFB needed! Book Chapter 6: Basic Opamp Design and Compensation 42

43 Wide Input Fully Differential Cascode OpAmp A problem with low supply voltage is the minimum requirement for the common mode voltage. Complementary input pairs help. Book Chapter 6: Basic Opamp Design and Compensation 43

44 Two Stage Differential OpAmp Another challenge with low supply voltage is the output swing. Common source output stages do comparatively well: just one V eff away from the rails. Book Chapter 6: Basic Opamp Design and Compensation 44

45 Common Mode Feedback Principle Carefull: A feedback loop that needs to be stable! Book Chapter 6: Basic Opamp Design and Compensation 45

46 Continuous Common Mode Feedback Variant 1 Book Chapter 6: Basic Opamp Design and Compensation 46

47 Continuous Common Mode Feedback Variant 2 Saturation of the diff-pairs is a problem as the outputs swing much wider as the input reduce gain. Book Chapter 6: Basic Opamp Design and Compensation 47

48 Continuous Common Mode Feedback Variant 3 Book Chapter 6: Basic Opamp Design and Compensation 48

49 Switched Cap Common Mode Feedback Book Chapter 6: Basic Opamp Design and Compensation 49

50 Content Introduction Two Stage Opamps Compensation Slew Rate Systematic Offset Advanced Current Mirrors Operational Transconductance Amplifiers Current Mirror Opamps Folded Cascode Opamp Fully Differential Amplifiers Advanced Circuits Essentials Summary Operational Transconductance Amps Fully Differential OpAmps Advanced Current Mirrors Book Chapter 6: Basic Opamp Design and Compensation 50

51 DiffPair At the core of almost all differential CMOS amplifiers is the diff-pair. The diff-pair invariably translates a differential input voltage into a differential output current around a small signal operating point. (Interestingly this is true for any large signal monotonic function of I D (V GS )...) From here on it is best to think in currents for a while rather than voltages. i + i - g v m +x r ds g v m -x r ds v x Book Chapter 6: Basic Opamp Design and Compensation 51

52 Differential Current Source With complementary inputs (v +x = v x ), v x will be clamped to 0V, simplifying things considerably: two small signal current sources with a parallel output-resistance (common source gain stages, in fact). The simplification holds even for the large signal model where the output current is limited by [0, I B ] and the DC V x± is the average of both inputs. The large signal model is a sinking(!) current source for an nfet pair: so practically you can only connect anything at the top terminal. i + i - g v m +x r ds g v m -x r ds Book Chapter 6: Basic Opamp Design and Compensation 52

53 Differential Transconductance Amplifier Using a current mirror you can turn one of your large signal sinking current sources into a sourcing current source. Thus, you can connect the two output currents in a single node thereby subtracting them: you get a single ended current output if you connect it to a low (input) impedance node. g m v+x g mv-x rds rds i+ i- i out Book Chapter 6: Basic Opamp Design and Compensation 53

54 Differential Operational Transconductance Amplifier (1/2) g v m +x r ds Or you get a single ended voltage output if you connect it to a high (input) impedance node. v out C L g v m -x r ds Book Chapter 6: Basic Opamp Design and Compensation 54

55 Differential Operational Transconductance Amplifier (2/2) Rearranging the circuit yields a very simple small signal (DC) model. If the output is connected to a significant capacitive load, this model is even good enough for AC. g (v - v ) m +x v out r ds -x r ds C L Book Chapter 6: Basic Opamp Design and Compensation 55

56 Folded Casode OpAmp The only difference from a small signal perspective of the folded cascode opamp is an increased output resistance. Simply see the cascode gain stage in chapter 3 if you want to understand how this is achieved starting from two Differential Current Sources, or more precisely from two differntial common source gain stages. g (v - v ) m +x g r r m ds ds -x v out g r r m ds ds C L Book Chapter 6: Basic Opamp Design and Compensation 56

57 Current Mirror OpAmp And the current mirror opamp r simply increases the ds transconductance Kg m (v +x- v -x) v out r ds C L Book Chapter 6: Basic Opamp Design and Compensation 57

58 Fully Differential OpAmps Fully Differential Opamps are in a way simpler, as one can go back to only considering the diff-pair small signal model with complementary inputs. The tricky bit is the large signal point of operation, as one needs to provide exactly matched current sources of I b for each 2 branch of the diff pair to ensure zero output for zero input. Thus, the common mode feedback circuits. i + i - g v m +x r ds g v m -x r ds Book Chapter 6: Basic Opamp Design and Compensation 58

59 Cascode Principle i out This whole section deals (again) with the marvels of a cascode transistor that hugely enhances a common source stage output resistance, bringing it closer to a ideal current source. It basically adds a series resistance of g m r ds : g (-v ) m r ds x v x r ds g mvin Book Chapter 6: Basic Opamp Design and Compensation 59

60 Advanced Current Mirrors The rest of this section in the book introduces various ways to a) deduce an optimal V bias to maximize the output swing and b) to make V bias dynamic to increase the output resistance even more. The basic principle of b) is illustrated in: Cadence demonstrations live... Book Chapter 6: Basic Opamp Design and Compensation 60

INF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation

INF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation INF3410 Fall 2013 Compensation content Introduction Two Stage Opamps Compensation Slew Rate Systematic Offset Advanced Current Mirrors Operational Transconductance Amplifiers Current Mirror Opamps Folded

More information

Advanced Operational Amplifiers

Advanced Operational Amplifiers IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage

More information

Basic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair,

Basic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair, Basic Circuits Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair, CCS - Basic Circuits P. Fischer, ZITI, Uni Heidelberg, Seite 1 Reminder: Effect of Transistor Sizes Very crude classification:

More information

EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design

EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design References: Analog Integrated Circuit Design by D. Johns and K. Martin and Design of Analog CMOS Integrated Circuits by B. Razavi All figures

More information

Analysis and Design of Analog Integrated Circuits Lecture 20. Advanced Opamp Topologies (Part II)

Analysis and Design of Analog Integrated Circuits Lecture 20. Advanced Opamp Topologies (Part II) Analysis and Design of Analog Integrated Circuits Lecture 20 Advanced Opamp Topologies (Part II) Michael H. Perrott April 15, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Outline of Lecture

More information

Design of High-Speed Op-Amps for Signal Processing

Design of High-Speed Op-Amps for Signal Processing Design of High-Speed Op-Amps for Signal Processing R. Jacob (Jake) Baker, PhD, PE Professor and Chair Boise State University 1910 University Dr. Boise, ID 83725-2075 jbaker@ieee.org Abstract - As CMOS

More information

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Radivoje Đurić, 2015, Analogna Integrisana Kola 1 OTA-output buffer 1 According to the types of loads, the driving capability of the output stages differs. For switched capacitor circuits which have high impedance capacitive loads, class A output stage

More information

INF3410 Fall Book Chapter 3: Basic Current Mirrors and Single-Stage Amplifiers

INF3410 Fall Book Chapter 3: Basic Current Mirrors and Single-Stage Amplifiers INF3410 Fall 2013 Amplifiers content Simple Current Mirror Common-Source Amplifier Interrupt: A word on output resistance Common-Drain Amplifier with active load / Source Follower Common-Gate Amplifier

More information

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Radivoje Đurić, 2015, Analogna Integrisana Kola 1 Low power OTA 1 Two-Stage, Miller Op Amp Operating in Weak Inversion Low frequency response: gm1 gm6 Av 0 g g g g A v 0 ds2 ds4 ds6 ds7 I D m, ds D nvt g g I n GB and SR: GB 1 1 n 1 2 4 6 6 7 g 2 2 m1

More information

Basic OpAmp Design and Compensation. Chapter 6

Basic OpAmp Design and Compensation. Chapter 6 Basic OpAmp Design and Compensation Chapter 6 6.1 OpAmp applications Typical applications of OpAmps in analog integrated circuits: (a) Amplification and filtering (b) Biasing and regulation (c) Switched-capacitor

More information

EE 501 Lab 4 Design of two stage op amp with miller compensation

EE 501 Lab 4 Design of two stage op amp with miller compensation EE 501 Lab 4 Design of two stage op amp with miller compensation Objectives: 1. Design a two stage op amp 2. Investigate how to miller compensate a two-stage operational amplifier. Tasks: 1. Build a two-stage

More information

TWO AND ONE STAGES OTA

TWO AND ONE STAGES OTA TWO AND ONE STAGES OTA F. Maloberti Department of Electronics Integrated Microsystem Group University of Pavia, 7100 Pavia, Italy franco@ele.unipv.it tel. +39-38-50505; fax. +39-038-505677 474 EE Department

More information

Chapter 12 Opertational Amplifier Circuits

Chapter 12 Opertational Amplifier Circuits 1 Chapter 12 Opertational Amplifier Circuits Learning Objectives 1) The design and analysis of the two basic CMOS op-amp architectures: the two-stage circuit and the single-stage, folded cascode circuit.

More information

Microelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits

Microelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits Microelectronic Circuits II Ch 0 : Operational-Amplifier Circuits 0. The Two-stage CMOS Op Amp 0.2 The Folded-Cascode CMOS Op Amp CNU EE 0.- Operational-Amplifier Introduction - Analog ICs : operational

More information

ECEN 474/704 Lab 6: Differential Pairs

ECEN 474/704 Lab 6: Differential Pairs ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers

More information

2. Single Stage OpAmps

2. Single Stage OpAmps /74 2. Single Stage OpAmps Francesc Serra Graells francesc.serra.graells@uab.cat Departament de Microelectrònica i Sistemes Electrònics Universitat Autònoma de Barcelona paco.serra@imb-cnm.csic.es Integrated

More information

Analog Integrated Circuits. Lecture 7: OpampDesign

Analog Integrated Circuits. Lecture 7: OpampDesign Analog Integrated Circuits Lecture 7: OpampDesign ELC 601 Fall 2013 Dr. Ahmed Nader Dr. Mohamed M. Aboudina anader@ieee.org maboudina@gmail.com Department of Electronics and Communications Engineering

More information

Lecture 030 ECE4430 Review III (1/9/04) Page 030-1

Lecture 030 ECE4430 Review III (1/9/04) Page 030-1 Lecture 030 ECE4430 Review III (1/9/04) Page 0301 LECTURE 030 ECE 4430 REVIEW III (READING: GHLM Chaps. 3 and 4) Objective The objective of this presentation is: 1.) Identify the prerequisite material

More information

Solid State Devices & Circuits. 18. Advanced Techniques

Solid State Devices & Circuits. 18. Advanced Techniques ECE 442 Solid State Devices & Circuits 18. Advanced Techniques Jose E. Schutt-Aine Electrical l&c Computer Engineering i University of Illinois jschutt@emlab.uiuc.edu 1 Darlington Configuration - Popular

More information

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10 Index A absolute value, 308 additional pole, 271 analog multiplier, 190 B BiCMOS,107 Bode plot, 266 base-emitter voltage, 16, 50 base-emitter voltages, 296 bias current, 111, 124, 133, 137, 166, 185 bipolar

More information

Current Mirrors. Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4-1

Current Mirrors. Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4-1 Current Mirrors Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4- 郭泰豪, Analog C Design, 08 { Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4- 郭泰豪, Analog C Design, 08 { Current Source and Sink Symbol

More information

Sensors & Transducers Published by IFSA Publishing, S. L.,

Sensors & Transducers Published by IFSA Publishing, S. L., Sensors & Transducers Published by IFSA Publishing, S. L., 208 http://www.sensorsportal.com Fully Differential Operation Amplifier Using Self Cascode MOSFET Structure for High Slew Rate Applications Kalpraj

More information

Lecture 240 Cascode Op Amps (3/28/10) Page 240-1

Lecture 240 Cascode Op Amps (3/28/10) Page 240-1 Lecture 240 Cascode Op Amps (3/28/10) Page 2401 LECTURE 240 CASCODE OP AMPS LECTURE ORGANIZATION Outline Lecture Organization Single Stage Cascode Op Amps Two Stage Cascode Op Amps Summary CMOS Analog

More information

IOWA STATE UNIVERSITY. EE501 Project. Fully Differential Multi-Stage Op-Amp Design. Ryan Boesch 11/12/2008

IOWA STATE UNIVERSITY. EE501 Project. Fully Differential Multi-Stage Op-Amp Design. Ryan Boesch 11/12/2008 IOWA STATE UNIVERSITY EE501 Project Fully Differential Multi-Stage Op-Amp Design Ryan Boesch 11/12/2008 This report documents the design, simulation, layout, and post-layout simulation of a fully differential

More information

Operational Amplifiers

Operational Amplifiers CHAPTER 9 Operational Amplifiers Analog IC Analysis and Design 9- Chih-Cheng Hsieh Outline. General Consideration. One-Stage Op Amps / Two-Stage Op Amps 3. Gain Boosting 4. Common-Mode Feedback 5. Input

More information

CSE 577 Spring Insoo Kim, Kyusun Choi Mixed Signal CHIP Design Lab. Department of Computer Science & Engineering The Penn State University

CSE 577 Spring Insoo Kim, Kyusun Choi Mixed Signal CHIP Design Lab. Department of Computer Science & Engineering The Penn State University CSE 577 Spring 2011 Basic Amplifiers and Differential Amplifier, Kyusun Choi Mixed Signal CHIP Design Lab. Department of Computer Science & Engineering The Penn State University Don t let the computer

More information

Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications

Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications Prema Kumar. G Shravan Kudikala Casest, School Of Physics Casest, School Of Physics University Of Hyderabad

More information

Analysis and Design of Analog Integrated Circuits Lecture 18. Key Opamp Specifications

Analysis and Design of Analog Integrated Circuits Lecture 18. Key Opamp Specifications Analysis and Design of Analog Integrated Circuits Lecture 8 Key Opamp Specifications Michael H. Perrott April 8, 0 Copyright 0 by Michael H. Perrott All rights reserved. Recall: Key Specifications of Opamps

More information

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier Chapter 5 Operational Amplifiers and Source Followers 5.1 Operational Amplifier In single ended operation the output is measured with respect to a fixed potential, usually ground, whereas in double-ended

More information

CMOS Operational-Amplifier

CMOS Operational-Amplifier CMOS Operational-Amplifier 1 What will we learn in this course How to design a good OP Amp. Basic building blocks Biasing and Loading Swings and Bandwidth CH2(8) Operational Amplifier as A Black Box Copyright

More information

CMOS Operational-Amplifier

CMOS Operational-Amplifier CMOS Operational-Amplifier 1 What will we learn in this course How to design a good OP Amp. Basic building blocks Biasing and Loading Swings and Bandwidth CH2(8) Operational Amplifier as A Black Box Copyright

More information

Design and Simulation of Low Voltage Operational Amplifier

Design and Simulation of Low Voltage Operational Amplifier Design and Simulation of Low Voltage Operational Amplifier Zach Nelson Department of Electrical Engineering, University of Nevada, Las Vegas 4505 S Maryland Pkwy, Las Vegas, NV 89154 United States of America

More information

ETIN25 Analogue IC Design. Laboratory Manual Lab 2

ETIN25 Analogue IC Design. Laboratory Manual Lab 2 Department of Electrical and Information Technology LTH ETIN25 Analogue IC Design Laboratory Manual Lab 2 Jonas Lindstrand Martin Liliebladh Markus Törmänen September 2011 Laboratory 2: Design and Simulation

More information

ECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers

ECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers ECE 442 Solid State Devices & Circuits 15. Differential Amplifiers Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 442 Jose Schutt Aine 1 Background

More information

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

d. Can you find intrinsic gain more easily by examining the equation for current? Explain. EECS140 Final Spring 2017 Name SID 1. [8] In a vacuum tube, the plate (or anode) current is a function of the plate voltage (output) and the grid voltage (input). I P = k(v P + µv G ) 3/2 where µ is a

More information

LECTURE 19 DIFFERENTIAL AMPLIFIER

LECTURE 19 DIFFERENTIAL AMPLIFIER Lecture 19 Differential Amplifier (6/4/14) Page 191 LECTURE 19 DIFFERENTIAL AMPLIFIER LECTURE ORGANIZATION Outline Characterization of a differential amplifier Differential amplifier with a current mirror

More information

A low voltage rail-to-rail operational amplifier with constant operation and improved process robustness

A low voltage rail-to-rail operational amplifier with constant operation and improved process robustness Graduate Theses and Dissertations Graduate College 2009 A low voltage rail-to-rail operational amplifier with constant operation and improved process robustness Rien Lerone Beal Iowa State University Follow

More information

A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage

A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage EEE 523 Advanced Analog Integrated Circuits Project Report Fuding Ge You are an engineer who is assigned the project to design

More information

Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1

Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1 Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1 LECTURE 300 LOW VOLTAGE OP AMPS LECTURE ORGANIZATION Outline Introduction Low voltage input stages Low voltage gain stages Low voltage bias circuits

More information

A CMOS Low-Voltage, High-Gain Op-Amp

A CMOS Low-Voltage, High-Gain Op-Amp A CMOS Low-Voltage, High-Gain Op-Amp G N Lu and G Sou LEAM, Université Pierre et Marie Curie Case 203, 4 place Jussieu, 75252 Paris Cedex 05, France Telephone: (33 1) 44 27 75 11 Fax: (33 1) 44 27 48 37

More information

Revision History. Contents

Revision History. Contents Revision History Ver. # Rev. Date Rev. By Comment 0.0 9/15/2012 Initial draft 1.0 9/16/2012 Remove class A part 2.0 9/17/2012 Comments and problem 2 added 3.0 10/3/2012 cmdmprobe re-simulation, add supplement

More information

Design of High Gain Two stage Op-Amp using 90nm Technology

Design of High Gain Two stage Op-Amp using 90nm Technology Design of High Gain Two stage Op-Amp using 90nm Technology Shaik Aqeel 1, P. Krishna Deva 2, C. Mahesh Babu 3 and R.Ganesh 4 1 CVR College of Engineering/UG Student, Hyderabad, India 2 CVR College of Engineering/UG

More information

System on a Chip. Prof. Dr. Michael Kraft

System on a Chip. Prof. Dr. Michael Kraft System on a Chip Prof. Dr. Michael Kraft Lecture 4: Filters Filters General Theory Continuous Time Filters Background Filters are used to separate signals in the frequency domain, e.g. remove noise, tune

More information

EE 435. Lecture 6: Current Mirrors Signal Swing

EE 435. Lecture 6: Current Mirrors Signal Swing EE 435 ecture 6: Current Mirrors Signal Swing 1 Review from last lecture: Where we are at: Basic Op Amp Design Fundamental Amplifier Design Issues Single-Stage ow Gain Op Amps Single-Stage High Gain Op

More information

Low Dropout Voltage Regulator Operation and Performance Review

Low Dropout Voltage Regulator Operation and Performance Review Low Drop Voltage Regulator peration and Performance Review Eric Chen & Alex Leng ntroduction n today s power management systems, high power efficiency becomes necessary to maximize the lifetime of the

More information

Performance Analysis of Low Power, High Gain Operational Amplifier Using CMOS VLSI Design

Performance Analysis of Low Power, High Gain Operational Amplifier Using CMOS VLSI Design RESEARCH ARTICLE OPEN ACCESS Performance Analysis of Low Power, High Gain Operational Amplifier Using CMOS VLSI Design Ankush S. Patharkar*, Dr. Shirish M. Deshmukh** *(Department of Electronics and Telecommunication,

More information

Rail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation

Rail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation Rail-To-Rail Op-Amp Design with Negative Miller Capacitance Compensation Muhaned Zaidi, Ian Grout, Abu Khari bin A ain Abstract In this paper, a two-stage op-amp design is considered using both Miller

More information

ECE315 / ECE515 Lecture 8 Date:

ECE315 / ECE515 Lecture 8 Date: ECE35 / ECE55 Lecture 8 Date: 05.09.06 CS Amplifier with Constant Current Source Current Steering Circuits CS Stage Followed by CG Stage Cascode as Current Source Cascode as Amplifier ECE35 / ECE55 CS

More information

Lecture 2: Non-Ideal Amps and Op-Amps

Lecture 2: Non-Ideal Amps and Op-Amps Lecture 2: Non-Ideal Amps and Op-Amps Prof. Ali M. Niknejad Department of EECS University of California, Berkeley Practical Op-Amps Linear Imperfections: Finite open-loop gain (A 0 < ) Finite input resistance

More information

What is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB

What is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB Department of Electronic ELEC 5808 (ELG 6388) Signal Processing Electronics Final Examination Dec 14th, 2010 5:30PM - 7:30PM R. Mason answer all questions one 8.5 x 11 crib sheets allowed 1. (5 points)

More information

A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption

A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption IEEE Transactions on circuits and systems- Vol 59 No:3 March 2012 Abstract A class AB audio amplifier is used to drive

More information

F9 Differential and Multistage Amplifiers

F9 Differential and Multistage Amplifiers Lars Ohlsson 018-10-0 F9 Differential and Multistage Amplifiers Outline MOS differential pair Common mode signal operation Differential mode signal operation Large signal operation Small signal operation

More information

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,

More information

Design of Analog and Mixed Integrated Circuits and Systems Theory Exercises

Design of Analog and Mixed Integrated Circuits and Systems Theory Exercises 102726 Design of nalog and Mixed Theory Exercises Francesc Serra Graells http://www.cnm.es/~pserra/uab/damics paco.serra@imb-cnm.csic.es 1 Introduction to the Design of nalog Integrated Circuits 1.1 The

More information

Analog Integrated Circuits Fundamental Building Blocks

Analog Integrated Circuits Fundamental Building Blocks Analog Integrated Circuits Fundamental Building Blocks Basic OTA/Opamp architectures Faculty of Electronics Telecommunications and Information Technology Gabor Csipkes Bases of Electronics Department Outline

More information

Class-AB Low-Voltage CMOS Unity-Gain Buffers

Class-AB Low-Voltage CMOS Unity-Gain Buffers Class-AB Low-Voltage CMOS Unity-Gain Buffers Mariano Jimenez, Antonio Torralba, Ramón G. Carvajal and J. Ramírez-Angulo Abstract Class-AB circuits, which are able to deal with currents several orders of

More information

You will be asked to make the following statement and provide your signature on the top of your solutions.

You will be asked to make the following statement and provide your signature on the top of your solutions. 1 EE 435 Name Exam 1 Spring 216 Instructions: The points allocated to each problem are as indicated. Note that the first and last problem are weighted more heavily than the rest of the problems. On those

More information

A NOVEL MDAC SUITABLE FOR A 14B, 120MS/S ADC, USING A NEW FOLDED CASCODE OP-AMP

A NOVEL MDAC SUITABLE FOR A 14B, 120MS/S ADC, USING A NEW FOLDED CASCODE OP-AMP A NOVEL MDAC SUITABLE FOR A 14B, 120MS/S ADC, USING A NEW FOLDED CASCODE OP-AMP Noushin Ghaderi 1, Khayrollah Hadidi 2 and Bahar Barani 3 1 Faculty of Engineering, Shahrekord University, Shahrekord, Iran

More information

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN OPAMP DESIGN AND SIMULATION Vishal Saxena OPAMP DESIGN PROJECT R 2 v out v in /2 R 1 C L v in v out V CM R L V CM C L V CM -v in /2 R 1 C L (a) (b) R 2 ECE415/EO

More information

You will be asked to make the following statement and provide your signature on the top of your solutions.

You will be asked to make the following statement and provide your signature on the top of your solutions. 1 EE 435 Name Exam 1 Spring 2018 Instructions: The points allocated to each problem are as indicated. Note that the first and last problem are weighted more heavily than the rest of the problems. On those

More information

Low Quiescent Power CMOS Op-Amp in 0.5µm Technology

Low Quiescent Power CMOS Op-Amp in 0.5µm Technology Kevin Fronczak - Low Power CMOS Op-Amp - Rochester Institute of Technology EE610 1 Low Quiescent Power CMOS Op-Amp in 0.5µm Technology Kevin C. Fronczak Abstract This paper analyzes a low quiescent power

More information

ECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier

ECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier ECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier Objective Design, simulate and test a two-stage operational amplifier Introduction Operational amplifiers (opamp) are essential components of

More information

Improving Amplifier Voltage Gain

Improving Amplifier Voltage Gain 15.1 Multistage ac-coupled Amplifiers 1077 TABLE 15.3 Three-Stage Amplifier Summary HAND ANALYSIS SPICE RESULTS Voltage gain 998 1010 Input signal range 92.7 V Input resistance 1 M 1M Output resistance

More information

Lecture 2, Amplifiers 1. Analog building blocks

Lecture 2, Amplifiers 1. Analog building blocks Lecture 2, Amplifiers 1 Analog building blocks Outline of today's lecture Further work on the analog building blocks Common-source, common-drain, common-gate Active vs passive load Other "simple" analog

More information

Basic OpAmp Design and Compensation. Chapter 6

Basic OpAmp Design and Compensation. Chapter 6 Basic OpAmp Design and Compensation Chapter 6 6.1 OpAmp applications Typical applications of OpAmps in analog integrated circuits: (a) Amplification and filtering (b) Biasing and regulation (c) Switched-capacitor

More information

A new class AB folded-cascode operational amplifier

A new class AB folded-cascode operational amplifier A new class AB folded-cascode operational amplifier Mohammad Yavari a) Integrated Circuits Design Laboratory, Department of Electrical Engineering, Amirkabir University of Technology, Tehran, Iran a) myavari@aut.ac.ir

More information

0.85V. 2. vs. I W / L

0.85V. 2. vs. I W / L EE501 Lab3 Exploring Transistor Characteristics and Design Common-Source Amplifiers Lab report due on September 22, 2016 Objectives: 1. Be familiar with characteristics of MOSFET such as gain, speed, power,

More information

Homework Assignment EE 435 Homework 4 Spring 2014 Due Wednesday Feb 26

Homework Assignment EE 435 Homework 4 Spring 2014 Due Wednesday Feb 26 Homework Assignment EE 435 Homework 4 Spring 2014 Due Wednesday Feb 26 In the following problems, if reference to a semiconductor process is needed, assume processes with the following characteristics:

More information

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,

More information

Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation

Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation Maryam Borhani, Farhad Razaghian Abstract A design for a rail-to-rail input and output operational amplifier is introduced.

More information

Microelectronics Part 2: Basic analog CMOS circuits

Microelectronics Part 2: Basic analog CMOS circuits GBM830 Dispositifs Médicaux Intelligents Microelectronics Part : Basic analog CMOS circuits Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim!! http://www.cours.polymtl.ca/gbm830/! mohamad.sawan@polymtl.ca!

More information

6.776 High Speed Communication Circuits Lecture 7 High Freqeuncy, Broadband Amplifiers

6.776 High Speed Communication Circuits Lecture 7 High Freqeuncy, Broadband Amplifiers 6.776 High Speed Communication Circuits Lecture 7 High Freqeuncy, Broadband Amplifiers Massachusetts Institute of Technology February 24, 2005 Copyright 2005 by Hae-Seung Lee and Michael H. Perrott High

More information

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers Chapter 4 CMOS Cascode Amplifiers 4.1 Introduction A single stage CMOS amplifier cannot give desired dc voltage gain, output resistance and transconductance. The voltage gain can be made to attain higher

More information

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design.

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. ECEN 622(ESS) Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. By Edgar Sanchez-Sinencio Thanks to Heng Zhang for part of the material OP AMP MACROMODELS Systems containing a significant

More information

Voltage Feedback Op Amp (VF-OpAmp)

Voltage Feedback Op Amp (VF-OpAmp) Data Sheet Voltage Feedback Op Amp (VF-OpAmp) Features 55 db dc gain 30 ma current drive Less than 1 V head/floor room 300 V/µs slew rate Capacitive load stable 40 kω input impedance 300 MHz unity gain

More information

Low Power and Fast Transient High Swing CMOS Telescopic Operational Amplifier

Low Power and Fast Transient High Swing CMOS Telescopic Operational Amplifier RESEARCH ARTICLE OPEN ACCESS Low Power and Fast Transient High Swing CMOS Telescopic Operational Amplifier Akshay Kumar Kansal 1, Asst Prof. Gayatri Sakya 2 Electronics and Communication Department, 1,2

More information

Chapter 4: Differential Amplifiers

Chapter 4: Differential Amplifiers Chapter 4: Differential Amplifiers 4.1 Single-Ended and Differential Operation 4.2 Basic Differential Pair 4.3 Common-Mode Response 4.4 Differential Pair with MOS Loads 4.5 Gilbert Cell Single-Ended and

More information

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design.

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. ECEN 622 Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. By Edgar Sanchez-Sinencio Thanks to Heng Zhang for part of the material OP AMP MACROMODELS Systems containing a significant

More information

Basic distortion definitions

Basic distortion definitions Conclusions The push-pull second-generation current-conveyor realised with a complementary bipolar integration technology is probably the most appropriate choice as a building block for low-distortion

More information

Advanced OPAMP Design

Advanced OPAMP Design Advanced OPAMP Design Two Stage OPAMP with Cascoding To increase the gain, the idea of cascoding can be combined with the idea of cascading. A two stage amplifier with one stage being cascode is possible.

More information

CHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations

CHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations CHAPTER 3 Instrumentation Amplifier (IA) Background 3.1 Introduction The IAs are key circuits in many sensor readout systems where, there is a need to amplify small differential signals in the presence

More information

Design of a low voltage,low drop-out (LDO) voltage cmos regulator

Design of a low voltage,low drop-out (LDO) voltage cmos regulator Design of a low,low drop-out (LDO) cmos regulator Chaithra T S Ashwini Abstract- In this paper a low, low drop-out (LDO) regulator design procedure is proposed and implemented using 0.25 micron CMOS process.

More information

Design and Simulation of Low Dropout Regulator

Design and Simulation of Low Dropout Regulator Design and Simulation of Low Dropout Regulator Chaitra S Kumar 1, K Sujatha 2 1 MTech Student, Department of Electronics, BMSCE, Bangalore, India 2 Assistant Professor, Department of Electronics, BMSCE,

More information

Rail to Rail Input Amplifier with constant G M and High Unity Gain Frequency. Arun Ramamurthy, Amit M. Jain, Anuj Gupta

Rail to Rail Input Amplifier with constant G M and High Unity Gain Frequency. Arun Ramamurthy, Amit M. Jain, Anuj Gupta 1 Rail to Rail Input Amplifier with constant G M and High Frequency Arun Ramamurthy, Amit M. Jain, Anuj Gupta Abstract A rail to rail input, 2.5V CMOS input amplifier is designed that amplifies uniformly

More information

DESIGN OF A PROGRAMMABLE LOW POWER LOW DROP-OUT REGULATOR

DESIGN OF A PROGRAMMABLE LOW POWER LOW DROP-OUT REGULATOR DESIGN OF A PROGRAMMABLE LOW POWER LOW DROP-OUT REGULATOR Jayanthi Vanama and G.L.Sampoorna Trainee Engineer, Powerwave Technologies Pvt. Ltd., R&D India jayanthi.vanama@pwav.com Intern, CONEXANT Systems

More information

When input, output and feedback voltages are all symmetric bipolar signals with respect to ground, no biasing is required.

When input, output and feedback voltages are all symmetric bipolar signals with respect to ground, no biasing is required. 1 When input, output and feedback voltages are all symmetric bipolar signals with respect to ground, no biasing is required. More frequently, one of the items in this slide will be the case and biasing

More information

Analysis and Design of Analog Integrated Circuits Lecture 8. Cascode Techniques

Analysis and Design of Analog Integrated Circuits Lecture 8. Cascode Techniques Analysis and Design of Analog Integrated Circuits Lecture 8 Cascode Techniques Michael H. Perrott February 15, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Review of Large Signal Analysis

More information

Input Stage Concerns. APPLICATION NOTE 656 Design Trade-Offs for Single-Supply Op Amps

Input Stage Concerns. APPLICATION NOTE 656 Design Trade-Offs for Single-Supply Op Amps Maxim/Dallas > App Notes > AMPLIFIER AND COMPARATOR CIRCUITS Keywords: single-supply, op amps, amplifiers, design, trade-offs, operational amplifiers Apr 03, 2000 APPLICATION NOTE 656 Design Trade-Offs

More information

Analog Design Kevin Aylward B.Sc. Operational Amplifier Design Miller And Cascode Compensation

Analog Design Kevin Aylward B.Sc. Operational Amplifier Design Miller And Cascode Compensation Analog Design Kevin Aylward B.Sc. Operational Amplifier Design Miller And Cascode Compensation Back to Contents Overview This paper presents an operational amplifier design example which forms a rebuttal

More information

Comparative Analysis of Compensation Techniques for improving PSRR of an OPAMP

Comparative Analysis of Compensation Techniques for improving PSRR of an OPAMP Comparative Analysis of Compensation Techniques for improving PSRR of an OPAMP 1 Pathak Jay, 2 Sanjay Kumar M.Tech VLSI and Embedded System Design, Department of School of Electronics, KIIT University,

More information

I1 19u 5V R11 1MEG IDC Q7 Q2N3904 Q2N3904. Figure 3.1 A scaled down 741 op amp used in this lab

I1 19u 5V R11 1MEG IDC Q7 Q2N3904 Q2N3904. Figure 3.1 A scaled down 741 op amp used in this lab Lab 3: 74 Op amp Purpose: The purpose of this laboratory is to become familiar with a two stage operational amplifier (op amp). Students will analyze the circuit manually and compare the results with SPICE.

More information

Design of Rail-to-Rail Op-Amp in 90nm Technology

Design of Rail-to-Rail Op-Amp in 90nm Technology IJSTE - International Journal of Science Technology & Engineering Volume 1 Issue 2 August 2014 ISSN(online) : 2349-784X Design of Rail-to-Rail Op-Amp in 90nm Technology P R Pournima M.Tech Electronics

More information

Lab 2: Discrete BJT Op-Amps (Part I)

Lab 2: Discrete BJT Op-Amps (Part I) Lab 2: Discrete BJT Op-Amps (Part I) This is a three-week laboratory. You are required to write only one lab report for all parts of this experiment. 1.0. INTRODUCTION In this lab, we will introduce and

More information

Homework Assignment 06

Homework Assignment 06 Homework Assignment 06 Question 1 (Short Takes) One point each unless otherwise indicated. 1. Consider the current mirror below, and neglect base currents. What is? Answer: 2. In the current mirrors below,

More information

Topology Selection: Input

Topology Selection: Input Project #2: Design of an Operational Amplifier By: Adrian Ildefonso Nedeljko Karaulac I have neither given nor received any unauthorized assistance on this project. Process: Baker s 50nm CAD Tool: Cadence

More information

Design for MOSIS Education Program

Design for MOSIS Education Program Design for MOSIS Education Program (Research) T46C-AE Project Title Low Voltage Analog Building Block Prepared by: C. Durisety, S. Chen, B. Blalock, S. Islam Institution: Department of Electrical and Computer

More information

Microelectronic Devices and Circuits Lecture 22 - Diff-Amp Anal. III: Cascode, µa Outline Announcements DP:

Microelectronic Devices and Circuits Lecture 22 - Diff-Amp Anal. III: Cascode, µa Outline Announcements DP: 6.012 Microelectronic Devices and Circuits Lecture 22 DiffAmp Anal. III: Cascode, µa741 Outline Announcements DP: Discussion of Q13, Q13' impact. Gain expressions. Review Output Stages DC Offset of an

More information

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER M. Taherzadeh-Sani, R. Lotfi, and O. Shoaei ABSTRACT A novel class-ab architecture for single-stage operational amplifiers is presented. The structure

More information

High bandwidth low power operational amplifier design and compensation techniques

High bandwidth low power operational amplifier design and compensation techniques Graduate Theses and Dissertations Graduate College 2009 High bandwidth low power operational amplifier design and compensation techniques Vaibhav Kumar Iowa State University Follow this and additional

More information

Lecture 3 Switched-Capacitor Circuits Trevor Caldwell

Lecture 3 Switched-Capacitor Circuits Trevor Caldwell Advanced Analog Circuits Lecture 3 Switched-Capacitor Circuits Trevor Caldwell trevor.caldwell@analog.com Lecture Plan Date Lecture (Wednesday 2-4pm) Reference Homework 2017-01-11 1 MOD1 & MOD2 ST 2, 3,

More information