Product Specifications
|
|
|
- Preston Little
- 5 years ago
- Views:
Transcription
1 PAT NO: Produc Specificaio L493T663-E7/E6//CC E: 3 General Informaion GB 6MX7 SAM ECC 00 PIN SO-IMM escripion: The L493T663 is a 6Mx7 ouble aa ae SAM high deiy SO-IMM. This memory module coiss of eigheen CMOS 18Mx8 bi wih 8 banks Synchronous AMs in BGA packages, wo -bi egisered buffers in BGA packages, a zero delay PLL clock in BGA package, and a K EEPOM in an 8-pin MLF package. This module is a 00-pin small-ouline regisered dual in-line memory module and is inended for mouning ino a connecor socke. ecoupling capaciors are mouned on he prined circui board for each SAM. Feaures: egisered SO-IMM 9.8mm (17 module heigh Suppors ECC error deecion and correcion aa rafer raes: PC-6400, PC-300, PC-400 or PC-300 Uilizes 1Gbi SAM compone Performance range: 667Mb/sec/pin, 33Mb/sec/pin, or 400Mb/sec/pin Power supply: dd = ddq = 8 ± 1 JEEC sandard 8 I/O (SSTL_18-Compaible On-die erminaion (OT ifferenial daa srobe (QS, QS# opion ifferenial clock inpus (, # 8us average periodic refresh inerval Programmable CAS# Laency: 3, 4,, 6 Posed CAS# addiive Laency: 0, 1,, 3, and 4 Eigh inernal banks for concurren operaion (componen On memory PLL Clock and egiser drivers Serial presence deec (SP wih +7 o +3.6 EEPOM JEEC pin ou Order Informaion : L493T663-E7 X X AM IE (opion AM MANUFACTUE S - SAMSUNG M - MICON MOULE SPEE E7: CL6 E6: CL : CL4 CC: CL3 A0~A13 BA0~BA Q0~Q63 CB0~CB7 QS0~QS8 QS0#~QS8# OT0, OT1, # E0, E1 CS0#, CS1# AS# CAS# WE# ESET# M0~M8 A/AP SP SA0~SA1 SA SCL EF NC Funcion Address Inpu s Bank Address Inpu s aa Inpu/Oupu Check Bis aa Srobes aa Srobes Complemen On-die Terminaion Conrol Clock Inpu Clock Enables Chip Selecs ow Address Srobes Column Address Srobes Wrie Enable egiser ese Inpu aa Masks olage Supply 8 +/- 1 Address Inpu/Auoprecharg e SP olage Supply 7 o 3.6 Ground SP Address SP aa Inpu/Oupu SP Clock Inpu SSTL_18 eference olage No Connec L : Lead-free/oHS irium Technology, Inc. 300 Tomas, ancho Sana Margaria, CA 9688 Tel: Fax: PAGE 1 OF
2 PAT NO: Produc Specificaio L493T663-E7/E6//CC E: 3 Configuraion 00-PIN SO-IMM FONT 00-PIN SO-IMM BA 1 EF 1 Q A6 1 3 Q0 3 Q19 3 A 13 QS# 4 Q4 4 Q8 4 A4 14 M A3 1 QS 6 Q 6 Q Q1 7 Q4 7 A A1 18 Q46 9 QS0# 9 Q 9 19 Q4 M0 60 M3 1 A0 160 Q47 11 QS A/AP 161 Q BA QS3# 113 BA Q6 64 Q Q 1 Q 6 QS3 11 AS# 16 Q48 16 Q7 66 Q WE# 166 Q3 17 Q Q CS0# Q6 119 CAS# Q1 70 CB4 10 OT0 170 M6 1 Q8 71 Q7 11 CS1# 171 QS6# Q13 7 CB 1 A Q QS Q4 7 CB0 1 OT M1 76 M Q 7 QS1# 77 CB1 17 NC/ CS3# 177 Q # QS Q3 179 Q1 30 Q14 80 CB Q QS8# Q1 8 CB7 13 Q36 18 Q61 33 Q 83 QS8 133 Q Q Q Q QS4# 18 Q7 36 Q0 86 CB M E0 137 QS Q1 88 CB3 138 M4 188 Q6 39 Q16 89 E QS7# Q17 91 NC/ CS# 141 Q QS7 4 ESET# 9 BA 14 Q38 19 Q Q3 193 Q8 44 M 94 NC 144 Q SA 4 QS# 9 A A SCL 47 QS 97 A9 147 Q Q9 48 Q Q SA A7 149 Q SP 0 Q3 0 A8 Q4 00 SA0 Noe: CS#, CS3# (pi 91, 17 are used for 4 rank IMMs. ESET (pin 4 ESET is conneced o boh OE of he PLL and ese of he regiser for 7-bi egisered SO-IMM ONLY irium Technology, Inc. 300 Tomas, ancho Sana Margaria, CA 9688 Tel: Fax: PAGE OF
3 PAT NO: Produc Specificaio L493T663-E7/E6//CC E: 3 Funcional Block iagram CS1# CS0# QS0 QS0# M0 QS4 QS4# M4 Q0 Q1 Q Q3 Q4 Q Q6 Q7 M/ CS# QS QS# 0 M/ CS# QS QS# M/ CS# QS QS# M/ CS# QS QS# 9 Q3 Q33 Q34 Q3 Q36 Q37 Q38 Q QS1 QS1# M1 QS QS# M Q8 Q9 Q Q11 Q1 Q13 Q14 Q1 M/ CS# QS QS# M/ CS# QS QS# M/ CS# QS QS# M/ CS# QS QS# Q40 1 Q41 Q4 14 Q43 Q44 Q4 Q46 Q47 QS QS# M QS6 QS6# M6 Q16 Q17 Q18 Q19 Q0 Q1 Q Q3 M/ CS# QS QS# M/ CS# QS QS# M/ CS# QS QS# M/ CS# QS QS# Q48 11 Q Q0 Q1 Q Q3 Q4 Q QS3 QS3# M3 QS7 QS7# M7 Q4 Q Q6 Q7 Q8 Q9 Q30 Q31 M/ CS# QS QS# M/ CS# QS QS# M/ CS# QS QS# M/ CS# QS QS# Q6 3 1 Q Q8 Q9 Q60 Q61 Q6 Q63 QS8 QS8# M8 CS0# CS1# BA0-BA A0-A13 AS# CAS# WE# E0 E1 OT0 OT1 CB0 CB1 CB CB3 CB4 CB CB6 CB7 M/ 1: E G I S T E CS# QS QS# M/ CS# QS QS# SCL WP 8 17 CS0# -> CS# : SAMs 0-8 CS1# -> CS# : SAMs 9-17 BA0-BA -> BA0-BA : SAMs 0-17 A0-A13 -> A0-A13 : SAMs 0-17 AS# -> AS:# SAMs 0-17 CAS# -> CAS:# SAMs 0-17 WE# -> WE# : SAMs 0-17 E0 -> E : SAMs 0-8 E1 -> E : SAMs 9-17 OT0 -> OT0 : SAMs 0-8 OT1 -> OT1 : SAMs 9-17 Serial P A0 A1 SA0 SA1 A SA SA 0 0# SP / Q EF SS 10 ** ESET# PLL See noe on page # Noes : Unless oherwise noed, resiser values are Ohms Serial P SAM X SAM X SAM X SAM X SAM X SAM X SAM X SAM X SAM X EGISTE X ESET#** ** #** ST# ** ESET#, and # connecs o boh egisers. Oher signals connec o one of wo egisers. irium Technology, Inc. 300 Tomas, ancho Sana Margaria, CA 9688 Tel: Fax: PAGE 3 OF
4 PAT NO: Produc Specificaio L493T663-E7/E6//CC E: 3 Absolue imum aings Parameer MIN MAX Uni Q L IN, OUT T STG olage on olage on olage on Q L pin relaive o p p in relaive o in relaive o olage on any pin relaive o SS 0 SS SS SS Sorage emperaur e C IL IOZ Inpu leakage curren; Any inpu 0<IN< ; EF inpu 0<IN<9; Oher pi no under es = 0 Oupu leakage curren; 0<OUT< Q; Qs and OT are disabled Command/Address, AS#, CAS#, WE#, CS#, E, OT, BA - ua, # - ua M - ua Q, QS, QS# - ua I EF EF leakage curren; EF = alid EF level ua C Operaing Condiio volages referenced o Parameer Typica l Uni Noes Supply volage I/O Supply volage Q L Supply volage L I/O eference volage EF 49 x Q 0 x Q 1 x Q I/O Terminaion volage TT EF 04 - EF EF Noes:, Q mus rack each oher. Q mus be less han or equal o.. EF is expeced o equal Q/ of he ramiing device and o rack variaio in he C level of he same. Peak-o- peak noise on EF may no exceed +/-1percen of he C value. Peak-o-peak AC noise on EF may no exceed +/- percen of EF. This measuremen is o be aken a he neares EF bypass capacior. 3. TT is no applied direcly o he device. TT is a sysem supply for signal erminaion resisors, is expeced o be se equal o EF and mus rack variaio in he C level of EF. 4. Q racks wih ; L racks wih. irium Technology, Inc. 300 Tomas, ancho Sana Margaria, CA 9688 Tel: Fax: PAGE 4 OF
5 PAT NO: Produc Specificaio L493T663-E7/E6//CC E: 3 Operaing Temperaure Condiion Parameer aing Unis Noes Operaing emperaure T PE O o C 1, Noes: Operaing emperaure is he case surface emperaure on he cener/op side of he AM. For he measuremen condiio, please refer o JEEC JES. 0 A 0-8 C, operaion emperaure range, all AM specificaio will be suppored. The refresh rae is required o double when 8 C < TOPE <= 9 C Inpu C Logic Level volages referenced o Parameer Uni I npu High (Logic 1 olage IH(C EF + 1 Q I npu Low (Logic 0 olage IL(C -300 EF - 1 Inpu AC Logic Level volages referenced o Parameer Uni A C Inpu High (Logic 1 olage -400 & -33 IH(AC EF A C Inpu High (Logic 1 olage -667 & -800 IH(AC EF A C Inpu Low (Logic 0 olage -400 & -33 IL(AC - EF - 0 A C Inpu Low (Logic 0 olage -667 & -800 IL(AC - EF - 00 Inpu/Oupu Capaciance 0 TA= C, f=0mhz Parameer Uni Inpu capaciance (A0~A13, BA0~BA, AS#, CAS#, WE# CIN Inpu capaciance (E0, E1, (OT0, OT1 CIN 11 1 Inpu capaciance (CS0# ~ CS1# CIN Inpu capaciance (, # CIN4 11 Inpu/Oupu capaciance (Q, QS, QS#, M, CB CIO (E6,E CIO (,CC 9 1 irium Technology, Inc. 300 Tomas, ancho Sana Margaria, CA 9688 Tel: Fax: PAGE OF
6 PAT NO: Produc Specificaio L493T663-E7/E6//CC E: 3 I Specificaion Condiion O peraing one bank acive-precharge; = ; = ; = E is HIGH, CS# is HIGH beween valid C C(I AS AS MIN(I ; commands; Address bus inpus are SWITCHING; aa bus inpus are SWITCHING O peraing one bank acive-read-precharge ; IOUT = 0; BL = 4; CL = CL(I; = ; = ; = E is HIGH, C C(I AS AS MIN(I ; CS# is HIGH beween valid commands; Address bus inpus are SWITCHING; aa bus inpus are SWITCHING; aa paern is same as I4W. P recharge power-down curren; banks idle; = ; E is LOW; Oher conrol and address bus inpus are STABLE K(I aa bus inpus are FLOATING C ; P recharge quie sandby curren; banks idle; = ; E is HIGH; CS# is HIGH; Oher conrol and address bus inpus are STABLE; aa bus inpus are FLOATING P recharge sandby curren; banks idle; = ; E is HIGH; CS# is HIGH; Oher conrol and address bus inpus are STABLE; aa bus inpus are SWITCHING. -E7 -E6 - -CC Uni I0* I1* IP** IQ** IN** A cive power-down curren; banks open; = ; E is LOW; Oher conrol and address bus inpus are STABLE; aa bus inpus are FLOATING. Fas PN Exi MS(1 = 0 I3P** Slow PN Exi MS(1 = A cive sandby curren; banks open; = ; = ; = ;E is HIGH, CS# is HIGH beween C C(I AS AS MIN(I valid commands; Oher conrol and address bus inpus are SWITCHING; aa bus inpus are SWITCHING. O peraing burs wrie curren; banks open; Coninuous burs wries; BL = 4; CL = CL(I; AL = 0; = ; C K(I = ; = ; E is HIGH, CS# is HIGH beween valid commands; Address AS AS MAX(I P P(I bus inpus are SWITCHING; aa bus inpus are SWITCHING. O peraing burs read curren; banks open; Coninuous burs reads; IOUT = 0; BL = 4; CL = CL(I; AL = 0; = ; = ; = ; E is HIGH, CS# is HIGH beween valid AS AS MAX(I P P(I commands; Address bus inpus are SWITCHING; aa paern is same as I4W. I3N** I4W* I4* Burs auo refresh curren; = ; efresh command a every inerval; E is HIGH; CS# is HIGH beween FC(I valid commands; Oher conrol and address bus inpus are SWITCHING; aa bus inpus are SWITCHING. I** Self refresh curren; C K and # a 0; E < ; Oher conrol and address bus inpus are FLOATING; aa bus inpus are FLOATING. N ormal I6* * Operaing bank inerleave read curren; A ll bank inerleaving reads; IOUT = 0; BL = 4; CL = CL(I; AL = - 1* ; C(I C K(I = ; = ; = ; = 1* ; E is HIGH; CS# is HIGH beween C C(I (I C valid commands; Address bus inpus are STABLE during ESELECTs; aa bus inpus are SWITCHING. I7* Noes: I specificaion is based on Samsung compone. Oher AM Manufacurers specificaion may be differen. *: alue calculaed as one module rank in his operaing condiion, and all oher module ranks in IP ( E LOW mode. **: alue calculaed reflecs all module ranks in his operaing condiion. irium Technology, Inc. 300 Tomas, ancho Sana Margaria, CA 9688 Tel: Fax: PAGE 6 OF
7 aa Srobe aa Clock PAT NO: Produc Specificaio L493T663-E7/E6//CC E: 3 AC Timing Parameers & Specificaio Parameer -E7 -E6 - -CC Uni Clock cycle ime CL= CL=4 CL=3 C K ( C K 4 ( ,70 8,000,000 8,000 C K 3 ( ,000 8,000,000 8,000 high-level widh low-level widh CH.4 CL Half clock period HP MIN ( CH, C L MIN ( CH, C L MIN ( CH, C L MIN ( CH, C L Clock jier Q oupu access ime from /# JIT 0 AC aa-ou high impedance window from /# aa-ou low-impedance window from /# Q and M inpu seup ime relaive o QS HZ AC (MAX AC (MAX AC (MAX AC (MAX LZ AC (MIN AC (MAX AC (MIN AC (MAX AC (MIN AC (MAX AC (MIN AC (MAX S Q and M inpu hold ime relaive o QS H Q and M inpu pulse widh (for each inpu IPW aa hold skew facor HS Q Q QS hold, QS o firs Q o go nonvalid, per access QH HP - QHS HP - QHS HP - QHS HP - QHS aa valid oupu window (W W QH - QSQ QH - QSQ QH - QSQ QH - QSQ QS inpu high pulse widh QSH QS inpu low pulse widh QSL QS oupu access ime from/# QS QS falling edge o rising seup ime SS QS falling edge from rising hold ime SH QS Q skew, QS o las Q valid, per group, per access 00 QSQ QS read preamble PE QS read posamble PST QS wrie preamble seup ime WPES QS wrie preamble PE QS wrie posamble PST.3 W. 4 W Wrie command o firs QS laching raiion QSS L- W WL+ WL- WL+ WL- WL+ WL- WL+ irium Technology, Inc. 300 Tomas, ancho Sana Margaria, CA 9688 Tel: Fax: PAGE 7 OF K C
8 Power-own OT Self efresh Command and Address PAT NO: Produc Specificaio L493T663-E7/E6//CC E: 3 AC Timing Parameers & Specificaio ( con' Parameer -E7 -E6 - -CC Uni Address and conrol inpu pulse widh for each inpu Address and conrol inpu seup ime Address and conrol inpu hold ime IPW. 6 IS 7 IH CAS# o CAS# command delay CC ACTIE o ACTIE (same bank command C ACTIE bank a o ACTIE bank b command ACTIE o EA or WITE delay C Four Bank Acivae period FAW ACTIE o PECHAGE command AS 4 70, , , ,000 Inernal EA o precharge command delay Wrie recovery ime. TP 7 W Auo precharge wrie recovery + precharge ime AL W+ P W+ P W+ P W+ P Inernal WITE o EA command delay T. W 7 PECHAGE command period P PECHAGE ALL command period PA P P P P LOA MOE command cycle ime M E low o,# uncerainy ELA Y IS + + IH IS + + IH IS + + IH IS + + IH EFESH o Acive command inerval or efresh o efresh FC 1 70, , , ,000 Average periodic refresh inerval EFI us Exi self refresh o non-ea command XSN + - FC(MIN + - FC(MIN + - FC(MIN + - FC(MIN Exi self refresh o EA S 00 X Exi self refresh iming reference I SX IS IS IS IS OT urn-on delay AON OT urn-on ON A AC(MIN + A C(MAX 700 AC(MIN + A C(MAX 700 AC(MIN + A C(MAX 00 AC(MIN + A C(MAX 00 OT urn-off delay OF. A OT urn-off OF A AC(MIN + A C(MAX 600 AC(MIN + A C(MAX 600 AC(MIN + A C(MAX 600 AC(MIN + A C(MAX 600 OT urn-on (power-down mode AONP + A C(MIN x K + C + A C(MAX 00 + A C(MIN x K + C + A C(MAX 00 + A C(MIN x K + C + A C(MAX 00 + A C(MIN x K + C + A C(MAX 00 OT urn-off (power-down mode AOFP + A C(MIN. x C(MAX A + A C(MIN. x C(MAX A + A C(MIN. x C(MAX A + A C(MIN. x C(MAX A OT o power-down enry laency ANP OT power-down exi laency XP A Exi acive power-down o EA command, M[bi1=0] X A Exi acive power-down o EA command, M[bi1=1] XAS 8-AL 7-AL 6-AL 6-AL Exi precharge command. power-down o any non-ea XP E minimum high/low ime E irium Technology, Inc. 300 Tomas, ancho Sana Margaria, CA 9688 Tel: Fax: PAGE 8 OF
9 PAT NO: Produc Specificaio L493T663-E7/E6//CC E: 3 Package imeio FONT IEW MAX /- (X 80 (X TYP 6.00 TYP. TYP 00 TYP TYP 00 TYP PIN TYP 4 TYP 60 TYP PIN /- BA IEW 4.0 TYP PIN 00 PIN 440 TYP 140 TYP 3 TYP NOTE: dimesio are in millimeers wih olerance +/- 1mm unless oherwise specified. irium Technology, Inc. 300 Tomas, ancho Sana Margaria, CA 9688 Tel: Fax: PAGE 9 OF
10 PAT NO: Produc Specificaio L493T663-E7/E6//CC E: 3 evision Hisory: ae ev. Page Changes /0/ /6/008 1 eleased spec pages: Added speed -800 (E7 & Page : updaed I able 0/1/009 1, 4,, 6, 7, 8, aa shee updae 06/1/ imeion Package updae irium Technology, Inc. 300 Tomas, ancho Sana Margaria, CA 9688 Tel: Fax: PAGE OF
Product Specifications
Produc Specificaio L493T2863-E7S/E6S/S E: 2 General Informaion 1GB 128Mx72 2 SAM ECC EGISTEE SO-IMM 2-PIN escripion: Feaures: The L493T2863 is a 128Mx72 ouble aa ae 2 SAM high deiy SO-IMM. This memory
Product Specifications
Produc Specificaio L470T286A-E6S/S/CCS E: 1 General Informaion 1GB 128Mx 64 2 SAM NON-ECC UNBUFFEE SOIMM 200-PIN escripion The L470T286A is a 128Mx64 2 SAM high deiy SOIMM. This memory module coiss of
Product Specifications
Produc Specificaio L491T2863T-E6S/S/CCS-I E: 1.3 General Informaion 1GB 128Mx72 2 SAM ECC UNBUFFEE SO-CIMM 200-PIN WITH THEMAL SENSO escripion: Feaures The L491T2863T is a 128Mx72 2 SAM high deiy SO-CIMM.
Product Specifications
Produc Specificaio L393T16A-E6M/M/CCM E: 2 General Informaion 4GB 12Mx72 2 SAM EGISTEE ECC 24 PIN IMM escripion: The L393T16A is a 12M X 72 2 SAM high deiy IMM. This memory module coiss of hiry-six CMOS
Product Specifications
PAT NO: Produc Specificaio General Informaion 1GB 128Mx72 2 SAM ECC EGISTEE IMM 240-PIN escripion The VL393T2863M is a 128M X 72 2 SAM high deiy IMM. This memory module coiss of nine CMOS 128MX8 bi wih
Disribued by: www.jameco.com 1-800-831-4242 The conen and copyrighs of he aached maerial are he propery of is owner. 16K-Bi CMOS PARALLEL E 2 PROM FEATURES Fas Read Access Times: 200 ns Low Power CMOS
ORDER INFORMATION TO pin 320 ~ 340mV AMC7150DLF
www.addmek.com DESCRIPTI is a PWM power ED driver IC. The driving curren from few milliamps up o 1.5A. I allows high brighness power ED operaing a high efficiency from 4Vdc o 40Vdc. Up o 200KHz exernal
HI-8585, HI ARINC 429 Line Driver PIN CONFIGURATION DESCRIPTION SUPPLY VOLTAGES FUNCTION TABLE FEATURES PIN DESCRIPTION TABLE
February DESCRIPTION The HI-8585 and HI-858 are CMOS inegraed circuis designed o direcly drive he ARINC 49 bus in an 8-pin package. Two logic inpus conrol a differenial volage beween he oupu pins producing
ECMA st Edition / June Near Field Communication Wired Interface (NFC-WI)
ECMA-373 1 s Ediion / June 2006 Near Field Communicaion Wired Inerface (NFC-WI) Sandard ECMA-373 1 s Ediion / June 2006 Near Field Communicaion Wired Inerface (NFC-WI) Ecma Inernaional Rue du Rhône 114
Primary Side Control SMPS with Integrated MOSFET
General Descripion GG64 is a primary side conrol SMPS wih an inegraed MOSFET. I feaures programmable cable drop compensaion and a peak curren compensaion funcion, PFM echnology, and a CV/CC conrol loop
PI90LV9637. LVDS High-Speed Differential Line Receivers. Features. Description. Applications PI90LV9637
LVDS High-Speed Differenial Line Receivers Feaures Signaling Raes >400Mbps (200 MHz) Single 3.3V Power Supply Design Acceps ±350mV (ypical) Differenial Swing Maximum Differenial Skew of 0.35ns Maximum
Programmable DC Electronic Load 8600 Series
Daa Shee Programmable DC Elecronic Load The programmable DC elecronic loads provide he performance of modular sysem DC elecronic loads in a compac benchop form facor. Wih fas ransien operaion speeds and
PRELIMINARY N-CHANNEL MOSFET 1 P-CHANNEL MOSFET. Top View
HEXFET Power MOSFET dvanced Process Technology Ulra Low On-Resisance ual N and P Channel Mosfe Surface Moun vailable in Tape & Reel ynamic dv/d Raing Fas Swiching escripion PRELIMINRY N-CHNNEL MOSFET 8
Three phase full Bridge with Trench MOSFETs in DCB-isolated high-current package
MTI145WX1GD Three phase full Bridge wih Trench MOSFETs in DCB-isolaed high-curren package S = 1 V 5 = 19 R DSon yp. = 1.7 mw Par number MTI145WX1GD L1+ L+ L3+ G1 G3 G5 Surface Moun Device S1 S3 S5 L1 L
Product Specifications
Product Specificatio M383L2923E-CC L383L2923E-CC RE: General Information 1GB 128MX72 DDR SDRAM REGISTERED 18 PIN DIMM ECC Description: The M/L383L2923E is a 128M X 72 Double Data Rate SDRAM high deity
Programmable DC Electronic Loads 8600 Series
Daa Shee Programmable DC Elecronic Loads The programmable DC elecronic loads provide he performance of modular sysem DC elecronic loads in a compac benchop form facor. Wih fas ransien operaion speeds and
Three phase full Bridge with Trench MOSFETs in DCB isolated high current package
MTI2WX75GD Three phase full Bridge wih Trench MOSFETs in DCB isolaed high curren package S = 75 V 25 = 255 R DSon yp. = 1.1 mw Par number MTI2WX75GD G1 L1+ L2+ T1 T3 T5 G3 G5 L3+ Surface Moun Device S1
MX6895BETR. -550V Full Bridge Gate Driver INTEGRATED CIRCUITS DIVISION. Features. Description. Applications. Ordering Information
-550V Full Bridge Gae Driver INTEGRATED CIRCUITS DIVISION Feaures Full Bridge Gae Driver Inernal High Volage Level Shif Funcion Negaive 550V Lamp Supply Volage 3V o 12V CMOS Logic Compaible 8V o 12V Inpu
Analog Multiplexer Demultiplexer High-Performance Silicon-Gate CMOS
TECHNICAL DATA IW0B Analog Muliplexer Demuliplexer HighPerformance SiliconGae CMOS The IW0B analog muliplexer/demuliplexer is digially conrolled analog swiches having low ON impedance and very low OFF
Solid-state Timer H3CT
Solid-sae Timer H3CT DIN 48 x 48-mm Sandard Size Analog Timer Wide ime range (for 4 series of models); 0.1 s o 30 hrs. Wih H3CT-8H models, he oupu ype can be swiched beween ime limi DPDT and ime limi SPDT
Product Specifications
Product Specificatio RE:. General Information 5MB 6Mx7 SDRAM PC/PC ECC UNBUFFERED PIN SODIMM Description: The L7S6555E is a 6M x 7 Synchronous Dynamic RAM high deity memory module. This memory module coists
Smart High-Side Power Switch Two Channels: 2 x 30mΩ Current Sense
POFET Smar High-Side Power Swich Two Channels: 2 x 3mΩ Curren Sense Produc Summary Package Operaing olage (on) 5...34 Acive channels one wo parallel On-sae esisance ON 3mΩ 15mΩ Nominal load curren (NOM)
GG6005. General Description. Features. Applications DIP-8A Primary Side Control SMPS with Integrated MOSFET
General Descripion GG65 is a primary side conrol PSR SMPS wih an inegraed MOSFET. I feaures a programmable cable drop compensaion funcion, PFM echnology, and a CV/CC conrol loop wih high reliabiliy and
Solid-state Multi-functional Timer
Solid-sae Muli-funcional Timer Eigh operaing modes (H3DE-M) and four operaing modes (H3DE-S) cover a wide range of applicaions. Programmable conac enables he building of a self-holding relay circui (-
PI90LV022, PI90LVB022
PI9LV, PI9LVB 456789456789456789456789456789456789456789456789456789456789456789456789456789 LVDS Mux/Repeaer Feaures Mees or Exceeds he Requiremens of ANSI TIA/ EIA-644-995 Designed for Signaling Raes
Potato IC. Contact Potato Semiconductor for IP or detail. PotatoSemi High frequency noise cancellation technology.
How oes PoaoSemi Kill inside Of I? Volage mode differenial Logic. New Paen IP. d MOS logic by using high frequency noise cancellaion echnology Poao I Normal I 2 1 20 19 Inpu1 Inpu2 Inpu3 ie Oupu1 Oupu2
MX629. DELTA MODULATION CODEC meets Mil-Std DATA BULLETIN. Military Communications Multiplexers, Switches, & Phones
DATA BULLETIN MX629 DELTA MODULATION CODEC mees Mil-Sd-188-113 Feaures Mees Mil-Sd-188-113 Single Chip Full Duplex CVSD CODEC On-chip Inpu and Oupu Filers Programmable Sampling Clocks 3- or 4-bi Companding
PROFET BTS 736 L2. Smart High-Side Power Switch Two Channels: 2 x 40mΩ Status Feedback
PROFET BTS 736 2 Smar igh-side Power Swich Two Channels: 2 x 40mΩ Saus Feedback Produc Summary Package Operaing olage bb(on) 4.75...41 Acive channels one wo parallel On-sae Resisance R ON 40mΩ 20mΩ Nominal
Product Specifications
Product Specificatio.5 General Information 5MB 6Mx6 SDRAM PC/PC UNBUFFERED 68 PIN DIMM Description: The L66S655 is a 6M x 6 Synchronous Dynamic RAM high deity memory module. This memory module coists of
SEMICONDUCTOR TECHNICAL DATA KIA3820F/FK. Gate Pulse Modulator. FLP-8. MAXIMUM RATING (Ta=25 ) LINE - UP. MARKING (US8 Package) US8
SEMICONUCTOR TECHNICAL ATA Gae Pulse Modulaor. The is specifically designed for applicaion of TFT LC glass panel. Flicker compensaion circui. Reducion of coupling effec beween gae line and pixel. H Power
Programmable DC Electronic Loads 8600 Series
Daa Shee Programmable DC Elecronic Loads 99 Washingon Sree Melrose, MA 02176 Phone 781-665-1400 Toll Free 1-800-517-8431 Visi us a www.tesequipmendepo.com 2U half-rack 3U 6U USB RS232 GPIB The programmable
PRM and VTM Parallel Array Operation
APPLICATION NOTE AN:002 M and V Parallel Array Operaion Joe Aguilar VI Chip Applicaions Engineering Conens Page Inroducion 1 High-Level Guidelines 1 Sizing he Resisor 4 Arrays of Six or More Ms 5 Sysem
AK8777B. Overview. Features
AK8777B Hall Effec IC for Pulse Encoders Overview The AK8777B is a Hall effec lach which deecs boh verical and horizonal (perpendicular and parallel o he marking side of he package) magneic field a he
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only;and
80/110A N-hannel Advanced Power MOSFET Feaures Low On-esisance Fas Swiching 100% Avalanche Tesed epeiive Avalanche Allowed up o Tjmax Lead-Free, ohs omplian Descripion S80110AT designed by he rench processing
The ramp is normally enabled but can be selectively disabled by suitable wiring to an external switch.
Vickers Amplifier Cards Power Amplifiers for Proporional Valves EEA-PAM-56*-A-14 Design EEA-PAM-561-A-14 for use wih valve ypes: KDG5V-5, * and KDG5V-7, 1* series EEA-PAM-568-A-14 for use wih valve ypes:
MODEL: M6SXF1. POWER INPUT DC Power R: 24 V DC
Tension-Clamp Ulra-Slim Signal Condiioners M6S Series FUNCTION MODULE (PC programmable) Funcions & Feaures Mainenance-free ension clamp connecion Single inpu filer and funcion module 12 ypes of funcions
Control circuit for a Self-Oscillating Power Supply (SOPS) TDA8385
FEATURES Bandgap reference generaor Slow-sar circuiry Low-loss peak curren sensing Over-volage proecion Hyseresis conrolled sand-by funcion Error amplifier wih gain seing Programmable ransfer characer
DATA SHEET. 1N914; 1N916 High-speed diodes DISCRETE SEMICONDUCTORS Sep 03
DISCRETE SEMICONDUCTORS DATA SHEET M3D176 Supersedes daa of April 1996 File under Discree Semiconducors, SC01 1996 Sep 03 FEATURES Hermeically sealed leaded glass SOD27 (DO-35) package High swiching speed:
Time Control Technique
Time Conrol Technique muliimer Mulifuncion Relay MK 785N/2 23928 Your Advanages Up o 1 funcions in one uni Simplified sorage Increased flexibiliy Quick seing of long ime values Opions wih Pluggable Terminal
Product Specifications
Product Specificatio RE:. General Information 5MB 6Mx6 SDRAM PC NON-ECC UNBUFFERED SODIMM -PIN Description: The L66S655B is a 6M x 6 Synchronous Dynamic RAM high deity memory module. This memory module
1GB DDR2 SDRAM SO-DIMM
1GB DDR2 SDRAM SO-DIMM 200 Pin SO-DIMM SEN01G64D1BF1SA-30R 1GB PC2-6400 in FBGA Technology RoHS compliant Options: Data Rate / Latency Marking DDR2 800 MT/s CL6-25 DDR2 667 MT/s CL5-30 Module density 1024MB
SCiCoreDrive62 +DC T5 U V W -DC. SCiCore 62. IGBT/MOSFET drivers
PRELIMINARY TECHNICAL INFORMATION SCiCoreDrive62 IGBT/MOSFET drivers HIGHLIGHTS - 6 channel IGBT driver - suiable for 200V IGBT (900 V max on DCLink) - Up o 8 A peak oupu curren - Collecor sensing & faul
Obsolete Product(s) - Obsolete Product(s)
DUAL SWITCH-MODE SOLENOID DRIER HIGH CURRENT CAPABILITY (up o.5a per channel) HIGH OLTAGE OPERATI (up o 46 for power sage) HIGH EFFICIENCY SWITCHMODE OPERATI REGULATED OUTPUT CURRENT (adjusable) FEW EXTERNAL
DISCONTINUED MODEL Replaced with Model JPS3
Plug-in Signal Condiioners M-UNIT PUSE ADDER (field-programmable) MODE MODE & SUFFIX CODE SEECTI MODE A : Dry conac B :Volage pulse (Specify sensiiviy) C : V pulse (sensiiviy V) D : V/V pulse (sensiiviy
2GB DDR2 SDRAM SO-DIMM
2GB DDR2 SDRAM SO-DIMM 200 Pin SO-DIMM SEN02G64C4BF2SA-25R 2GB PC2-6400 in FBGA Technology RoHS compliant Options: Data Rate / Latency Marking DDR2 800 MT/s CL6-25 DDR2 667 MT/s CL5-30 DDR2 533 MT/s CL4-37
Electrical connection
Reference scanner Dimensioned drawing en 02-2014/06 50117040-01 200 500mm Disance on background/reference 10-30 V DC We reserve he righ o make changes DS_HRTR46Bref_en_50117040_01.fm Robus objec deecion
BAV70WT1G SBAV70WT1G Dual Switching Diode Common Cathode
BA70WT1G, SBA70WT1G Dual Swiching Diode Common Cahode Feaures AECQ101 Qualified and PPAP Capable S Prefix for Auomoive and Oher Applicaions Requiring Unique Sie and Conrol Change Requiremens These Devices
Dimensions. Model Number. Electrical connection emitter. Features. Electrical connection receiver. Product information. Indicators/operating means
OBE-R-SE Dimensions.8.8 ø..75 7.5 6. 5 6.7 4.9 4. 5.9 ø.6 Model Number OBE-R-SE Elecrical connecion emier Thru-beam sensor wih m fixed cable Feaures 45 cable oule for maximum mouning freedom under exremely
Universal microprocessor-based ON/OFF and P programmable controller MS8122A MS8122B
COMPETENCE IN MEASUREMENT Universal microprocessor-based ON/OFF and P programmable conroller MS8122A MS8122B TECHNICAL DESCRIPTION AND INSTRUCTION FOR USE PLOVDIV 2003 1 I. TECHNICAL DATA Analog inpus
Time Control Technique
Time Conrol Technique MULTITIMER Mulifuncion Relay MK 785N/2 23928 Your Advanages Up o 1 funcions in one uni Simplified sorage Increased flexibiliy Quick seing of long ime values Circui Diagrams B1 22
Analog Multiplexer Demultiplexer High-Performance Silicon-Gate CMOS
TEHNIAL DATA Analog Muliplexer Demuliplexer HighPerformance SiliconGae MOS IW402B N SUFFIX PLASTI The IW402B analog muliplexer/demuliplexer is digially conrolled analog swiches having low ON impedance
90SQ... SERIES. 9 Amp SCHOTTKY RECTIFIER. Bulletin PD rev. E 06/05. Description/ Features. Major Ratings and Characteristics
90SQ... SEIES SCHOTTKY ECTIFIE 9 Amp Major aings and Characerisics Characerisics 90SQ... Unis I F(A) ecangular 9 A waveform M range 30 / 4 I FSM @ p = µs sine 20 A F @ 9 Apk, T = 2 C 0.42 range - o 0 C
Synchronization of single-channel stepper motor drivers reduces noise and interference
hronizaion of single-channel sepper moor drivers reduces noise and inerference n mos applicaions, a non-synchronized operaion causes no problems. However, in some cases he swiching of he wo channels inerfere,
MODEL: M6NXF1. POWER INPUT DC Power R: 24 V DC
Screw Terminal Ulra-Slim Signal Condiioners M6N Series FUNCTION MODULE (PC programmable) Funcions & Feaures Single inpu filer and funcion module 12 ypes of funcions are PC programmable 7.5-mm wide ulra-slim
CURRENT MODE PWM+PFM CONTROLLER WITH BUILT-IN HIGH VOLTAGE MOSFET
CURRENT MODE PWM+PFM CONTROLLER WITH BUILT-IN HIGH VOLTAGE MOSFET DESCRIPTION SD6835 is curren mode PWM+PFM conroller used for SMPS wih buil-in high-volage MOSFET and exernal sense resisor. I feaures low
PI90LV032A PI90LV028A PI90LV018A. 3V LVDS High-Speed Differential Line Receivers PI90LV032A. Features Signaling Rates >400Mbps (200 MHz) PI90LV028A
PI90LV032A PI90LV02A PI90LV0A 3V LVDS HighSpeed Differenial Line Receivers Feaures Signaling Raes >400Mbps (200 MHz) PI90LV032A Single 3.3V Power Supply Design Acceps ±350mV (ypical) Differenial Swing
1N Amp SCHOTTKY RECTIFIER. Bulletin PD rev. C 11/02. Description/ Features. Major Ratings and Characteristics
SCHOTTKY ECTIFIE 60 Amp Major aings and Characerisics Descripion/ Feaures TO-203AB (DO-5) Characerisics Unis I F(AV) ecangular 60* A waveform V WM 45* V I FSM @ 60Hz 000* A V F @ 60 Apk, T = 25 C 0.68*
ECMA-373. Near Field Communication Wired Interface (NFC-WI) 2 nd Edition / June Reference number ECMA-123:2009
ECMA-373 2 nd Ediion / June 2012 Near Field Communicaion Wired Inerface (NFC-WI) Reference number ECMA-123:2009 Ecma Inernaional 2009 COPYRIGHT PROTECTED DOCUMENT Ecma Inernaional 2012 Conens Page 1 Scope...
Maintenance/ Discontinued
CCD Linear Image Seor MN36RE Color CCD Linear Image Seor wih 7 Pixels each for R, G, and B Colors Overview The MN36RE is a high respoiviy CCD color linear image seor having low dark oupu floaing phoodiodes
PI90LV022, PI90LVB022
LVDS Mux/Repeaer Feaures Mees or Exceeds he Requiremens of ANSI TIA/ EIA-644-995 Designed for Signaling Raes up o 65 Mbi/s (5 MHz) Operaes from a.v Supply: 4 C o +85 C Low Volage Differenial Signaling
functional operation of the device at these or any other condition beyond those indicated in the specifications is not implied.
H037N06L Feaures Low On-Resisance Fas Swiching 100% Avalanche Tesed Repeiive Avalanche Allowed up o Tjmax Lead-Free, RoHS omplian Descripion H037N06L designed by he rench processing echniques o achieve
MODEL: M8PP1. [4] OUTPUT PULSE WIDTH 1: Equal to the input 2: One-shot output (std. pulse width 50 ms) Specify when optional pulse width is required.
![MODEL: M8PP1. [4] OUTPUT PULSE WIDTH 1: Equal to the input 2: One-shot output (std. pulse width 50 ms) Specify when optional pulse width is required.](/thumbs/89/98758644.jpg "MODEL: M8PP1. [4] OUTPUT PULSE WIDTH 1: Equal to the input 2: One-shot output (std. pulse width 50 ms) Specify when optional pulse width is required.")
MODE: M8PP1 Dual Oupu Super-mini Signal ondiioners Pico-M Series Max. 50 kz for volage pulse inpu PUSE ISOTOR (buil-in exciaion, E) Funcions & Feaures mplifying, waveshaping a pulse rae inpu and providing
Power Amplifier EEA-PAM-5**-A-32 for Proportional Control Valves Contents The following power amplifier models are covered in this catalog
Vickers Accessories Power Amplifier EEA-PAM-5**-A-32 for Proporional Conrol Valves Conens The following power amplifier models are covered in his caalog Power Amplifier EEA-PAM-513-A-32 EEA-PAM-523-A-32
FROM ANALOG TO DIGITAL
FROM ANALOG TO DIGITAL OBJECTIVES The objecives of his lecure are o: Inroduce sampling, he Nyquis Limi (Shannon s Sampling Theorem) and represenaion of signals in he frequency domain Inroduce basic conceps
High Speed CAN Transceiver with Wake and Failure Detection
High Speed CAN Transceiver wih Wake and Failure Deecion 1 Overview Feaures HS CAN Transceiver wih daa ransmission rae up o 1 MBaud Complian o ISO 11898-5 Very low power consumpion in Sleep mode Bus Wake-Up
2GB DDR2 SDRAM SO-DIMM
2GB DDR2 SDRAM SO-DIMM 200 Pin SO-DIMM SEN02G64C4BH2MT-25R 2GB PC2-6400 in FBGA Technology RoHS compliant Options: Data Rate / Latency Marking DDR2 800 MHz CL6-25 DDR2 667 MHz CL5-30 DDR2 533 MHz CL4-37
Photo Modules for PCM Remote Control Systems
Phoo Modules for PCM Remoe Conrol Sysems TFMS 5..0 Available ypes for differen carrier frequencies Type f 0 Type f 0 TFMS 5300 30 khz TFMS 5330 33 khz TFMS 5360 36 khz TFMS 5370 36.7 khz TFMS 5380 38 khz
IR Receiver Modules for Remote Control Systems
IR Receiver Modules for New TSOP48.. 2 3 MECHANICAL DATA Pinning = OUT, 2 =, 3 = 6672 FEATURES Low supply curren Phoo deecor and preamplifier in one package Inernal filer for PCM frequency Improved shielding
Product Specifications. General Information. Order Information: VL493T5663D-E6M/D5M/CCM-S1 REV: 1.0. Pin Description PART NO.:
General Information 2GB 256Mx72 DDR2 SDRAM ECC REGISTERED SORDIMM 200PIN Description The VL493T5663D is a 256Mx72 DDR2 SDRAM high density SORDIMM. This memory module consists of eighteen CMOS 128Mx8 bit
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only;and
Feaures Low On-esisance Fas Swiching 100% Avalanche Tesed epeiive Avalanche Allowed up o Tjmax Lead-Free, ohs omplian Descripion H037N06L0650P designed by he rench processing echniques o achieve exremely
Data Sheet Rev Features: Figure: mechanical dimensions 1
2GB DDR2 SDRAM DIMM 240 Pin DIMM SEU02G64B3BH2MT-2AR 2GB PC2-6400 in FBGA Technique RoHS compliant Options: Frequency / Latency Marking DDR2 800 MHz CL5-2A DDR2 800 MHz CL6-25 DDR2 667 MHz CL5-30 Module
Installing remote sites using TCP/IP
v dc Keypad from nework Whie/ 3 Whie/ 4 v dc Keypad from nework Whie/ 3 Whie/ 4 v dc Keypad from nework Whie/ 3 Whie/ 4 +v pu +v pu +v pu v dc Keypad from nework Whie/ 3 Whie/ 4 v dc Keypad from nework
2GB ECC DDR2 SDRAM DIMM
2GB ECC DDR2 SDRAM DIMM 240 Pin ECC DIMM SEU02G72T1BH2MT-25R 2GB PC2-6400 in FBGA Technique RoHS compliant Options: Frequency / Latency Marking DDR2 800 MHz CL5-2A DDR2 800 MHz CL6-25 DDR2 667 MHz CL5-30
Electrical amplifiers
Elecrical amplifiers RE 30/0.0 Replaces: 09.05 / Type VT-VSPA- and VT-VSPAK- Componen series X H589_d Table of conens Conens Page Feaures Ordering code Funcional descripion and 3 Block circui diagram /
NDS352P P-Channel Logic Level Enhancement Mode Field Effect Transistor
March 996 NS352P P-Channel Logic Level Enhancemen Mode Field Effec Transisor General escripion These P-Channel logic level enhancemen mode power field effec ransisors are produced using Fairchild's proprieary,
D44VH10 (NPN), D45VH10 (PNP) Complementary Silicon Power Transistors 15 A COMPLEMENTARY SILICON POWER TRANSISTORS 80 V, 83 W
D44VH (NPN), D45VH (PNP) Complemenary Silicon Power Transisors These complemenary silicon power ransisors are designed for highspeed swiching applicaions, such as swiching regulaors and high frequency
Trigger high-speed, retro-reflective sensors for bottles. Dimensioned drawing
Trigger high-speed, rero-reflecive sensors for boles Dimensioned drawing en 03-2014/10 50121192-02 10-30 V DC 0 3.6m 5 khz We reserve he righ o make changes DS_PRK18BFX_en_50121192_02.fm Trigger high-speed,
DS Bit, Programmable, 100kHz Pulse-Width Modulator
www.maxim-ic.com FEUE ingle 5-bi, programmable, pulse-widh modulaor (PWM) djusable Duy Cycle: 0% o 100% 2.7V o 5.5V Operaion andard Frequency Value: 100kHz 2-Wire ddressable Inerface Packages: 8-Pin (150-mil)
1GB DDR2 SDRAM registered DIMM
1GB DDR2 SDRAM registered DIMM 240 Pin RDIMM SEP01G72J2BE1SA-25R 1GB PC2-6400 in FBGA Technique RoHS compliant Options: Frequency / Latency Marking DDR2 800MHZ CL6-25 800MHZ CL5-2A 667MHz CL5-30 533MHz
Valve amplifiers for proportional pressure valves
Valve amplifiers for proporional pressure valves Type VT-VSPA-, VT-VSPAK- RE 30 Ediion: 03- Replaces: 0.0 Componen series X Suiable for he conrol of all direc and pilo operaed proporional pressure valves
200-pin DDR SDRAM Modules Kodiak4 Professional Line
200-pin DDR SDRAM Modules Kodiak4 Professional Line SO-DIMM 1GB DDR PC 3200 / 2700 / 2100 in COB Technique RoHS complaint Options: Grade C Grade E Grade I Grade W 0 C to +70 C 0 C to +85 C -25 C to +85
Maintenance/ Discontinued
CCD Linear Image Seor MND 8-Bi High-Respoiviy CCD Linear Image Seor wih Inernal Clock Driver Overview The MND is a high respoiviy CCD linear image seor having floaing phoodiodes in he phoodeecor region,
DTM GB Pin 2Rx4 Registered ECC LV DDR3 DIMM
Features 240-pin JEDEC-compliant DIMM, 133.35 mm wide by 30 mm high Operating Voltage: VDD = VDDQ = +1.35V (1.283V to 1.45V) Backward-compatible to VDD = VDDQ = +1.5V ±0.075V On-board I 2 C temperature
IR Receiver for High Data Rate PCM at 455 khz Description
IR Receiver for High Daa Rae PCM a 455 khz Descripion The is a miniaurized receiver for infrared remoe conrol and IR daa ransmission. PIN diode and preamplifier are assembled on lead frame, he epoxy package
IR Receiver Module for Light Barrier Systems
IR Receiver Module for Ligh Barrier Sysems DESIGN SUPPORT TOOLS 19026 click logo o ge sared FEATURES Up o 2 m for presence sensing Uses modulaed burss a 38 khz 940 nm peak wavelengh PIN diode and sensor
Simulation Series Termination
ESE370: Circui-Level Modeling, Design, and Opimizaion for Digial Sysems Day 35: December 5, 2012 Transmission Lines Implicaions 1 Transmission Line Agenda Where arise? General wire formulaion Lossless
IR Sensor Module for Reflective Sensor, Light Barrier, and Fast Proximity Applications
IR Sensor Module for Reflecive Sensor, Ligh Barrier, and Fas Proximiy Applicaions 2 3 DESIGN SUPPORT TOOLS 6672 click logo o ge sared FEATURES Up o 2 m for presence and proximiy sensing Uses modulaed burss
Diodes. Diodes, Page 1
Diodes, Page 1 Diodes V-I Characerisics signal diode Measure he volage-curren characerisic of a sandard signal diode, he 1N914, using he circui shown below. The purpose of he back-o-back power supplies
2GB DDR2 SDRAM registered DIMM
2GB DDR2 SDRAM registered DIMM 240 Pin RDIMM SEP02G72E2BF2SA-30R 2GB PC2-5300 in FBGA Technology RoHS compliant Options: Data Rate / Latency Marking DDR2 533 MTs / CL4-37 DDR2 667 MT/s / CL5-30 Module
TLE6251-2G. Data Sheet. Automotive Power. High Speed CAN-Transceiver with Wake and Failure Detection. Rev. 1.0,
High Speed CAN-Transceiver wih Wake and Failure Deecion Daa Shee Rev. 1.0, 2009-05-07 Auomoive Power Table of Conens Table of Conens 1 Overview.......................................................................
IR Receiver Module for Light Barrier Systems
IR Receiver Module for Ligh Barrier Sysems TSSP4..SSXB Vishay Semiconducors DESIGN SUPPORT TOOLS Models Available 3 MECHANICAL DATA Pinning: = OUT, = GND, 3 = V S 7 click logo o ge sared DESCRIPTION The
Retro-reflective photoelectric sensors with polarization filter. Dimensioned drawing
Rero-reflecive phooelecric sensors wih polarizaion filer Dimensioned drawing en 10-2011/04 50105364 1 khz 0 5m We reserve he righ o make changes DS_PRK3B_Sandard_EL_en.fm 10-30 V DC A 2 LS Polarized rero-reflecive
DDR2 SDRAM UDIMM MT8HTF6464AZ 512MB MT8HTF12864AZ 1GB MT8HTF25664AZ 2GB. Features. 512MB, 1GB, 2GB (x64, SR) 240-Pin DDR2 SDRAM UDIMM.
DDR2 SDRAM UDIMM MT8HTF6464AZ 512MB MT8HTF12864AZ 1GB MT8HTF25664AZ 2GB 512MB, 1GB, 2GB (x64, SR) 240-Pin DDR2 SDRAM UDIMM Features Features 240-pin, unbuffered dual in-line memory module Fast data transfer
Photo Modules for PCM Remote Control Systems
Phoo Modules for PCM Remoe Conrol Sysems Descripion The HS38B series are miniaurized receivers for infrared remoe conrol sysems. PIN diode and preamplifier are assembled on lead frame, he epoxy package
HS0038B5. IR Receiver Modules for Remote Control Systems. Vishay Semiconductors
IR Receiver Modules for Remoe Conrol Sysems Descripion The - series are miniaurized receivers for infrared remoe conrol sysems. PIN diode and preamplifier are assembled on lead frame, he epoxy package
PERFORMANCE SPECIFICATION SHEET ELECTRON TUBE, RECEIVING TYPE 8233
INCH-POUND MIL-PRF-1/1593E 15 Augus 2012 SUPERSEDING MIL-PRF-1/1593D 17 Augus 2004 DESCRIPTION: Penode, sharp cuoff. Ouline: See figure 1. PERFORMANCE SPECIFICATION SHEET ELECTRON TUBE, RECEIVING TYPE
PROFET BTS 840 S2. Smart High-Side Power Switch Two Channels: 2 x 30mΩ Current Sense
nfineon echnologies 1 of 15 23-Oc-1 查询 BTS84S2 供应商 捷多邦, 专业 PCB 打样工厂,24 小时加急出货 POFET Smar High-Side Power Swich Two Channels: 2 x 3mΩ Curren Sense Produc Summary Package Operaing olage (on) 5...34 Acive
4 20mA Interface-IC AM462 for industrial µ-processor applications
Because of he grea number of indusrial buses now available he majoriy of indusrial measuremen echnology applicaions sill calls for he sandard analog curren nework. The reason for his lies in he fac ha
Product Specifications. General Information. Order Information: VL393T5663F-E7M/E6M/D5M REV: 1.2. Pin Description PART NO.:
General Information 2GB 256Mx72 DDR2 SDRAM ULP ECC REGISTERED DIMM 240PIN Description The VL393T5663F is a 256Mx72 DDR2 SDRAM high density DIMM. This memory module is dual rank, consists of eighteen CMOS
16-CHANNEL CONSTANT CURRENT LED DRIVER WITH
Version : PRE. Issue Dae : 28/7/3 File Name Toal Pages : 3 : SP--PRE..doc 6-CHANNEL CONSTANT CURRENT LED DRIVER WITH 6-bi PROGRAMMABLE PWM OUTPUTS 9-7F-, Prosperiy Road I, Science Based Indusrial Park,