Replacing MOSFETs with Single Electron Transistors (SET) to Reduce Power Consumption of an Inverter Circuit
|
|
- Elwin Simon
- 5 years ago
- Views:
Transcription
1 Vol:9, No:3, 015 Relacig MOSFETs with Sigle Electro Trasistors (SET) to Reduce Power Cosumtio of a Iverter Circuit Ahmed Shariful Alam, Abu Hea M. Mustafa Kamal, M. Abdul Rahma, M. Nasmus Sakib Kha Shabbir, Atiqul Islam Iteratioal Sciece Idex, Nuclear ad Quatum Egieerig Vol:9, No:3, 015 waset.org/publicatio/ Abstract Accordig to the rules of quatum mechaics there is a o-vaishig robability of for a electro to tuel through a thi isulatig barrier or a thi caacitor which is ot ossible accordig to the laws of classical hysics. Tuelig of electro through a thi isulatig barrier or tuel juctio is a radom evet ad the magitude of curret flowig due to the tuelig of electro is very low. As the curret flowig through a Sigle Electro Trasistor (SET) is the result of electro tuelig through tuel juctios of its source ad drai the suly voltage requiremet is also very low. As a result, the ower cosumtio across a Sigle Electro Trasistor is ultra-low i comariso to that of a MOSFET. I this aer simulatios have bee doe with PSPICE for a iverter built with both SETs ad MOSFETs. 35mV suly voltage was used for a SET built iverter circuit ad the suly voltage used for a CMOS iverter was 3.5V. Keywords ITRS, ehacemet tye MOSFET, islad, C aalysis, trasiet aalysis, ower cosumtio, backgroud charge co-tuelig. I. INTROUCTION HE advacemet CMOS Techology has bee doe by Tthe egieers for almost 30 years uder Moore s law. Some researchers showed that ossibly CMOS caot be scaled dow further after a few ext years. Iteratioal Techology Road ma for Semicoductors (ITRS) has determied the size of itegrated circuits for ext several years obeyig the rule of Moore s Law. MOSFET (metal oxide semicoductor field effect trasistor) is take to be the leadig electroic device i the la of ITRS. Accordig to ITRS the reset comutig hardware are based o aometer techology. m techology meas the feature size (geerally the gate legth) of a tyical MOSFET is m. ITRS has a roadma where 14 m techology, 10 m techology ad 7 m techology will be the successor to m techology i 014, 016 ad 018 resectively. The miimum size of the MOSFET does ot suort the 7 m techology ad ot eve 10 m techology (MOSFET ca Ahmed Shariful Alam, Abu Hea Md. Mustafa Kamal, Md. Abdul Rahma was with the Islamic Uiversity of Techology, Boardbazar, Gaziur 1704, Bagladesh. He is ow with the eartmet of Electrical ad Electroic Egieerig, Bagladesh Uiversity of Busiess ad Techology, Mirur, haka 116, Bagladesh (hoe: ; estiak16@yahoo.com). Md. Nasmus Sakib Kha Shabbir ad Atiqul Islam are with the eartmet of Electrical ad Electroic Egieerig, Bagladesh Uiversity of Busiess ad Techology, Mirur, haka 116, Bagladesh ( eg.sakib@gmail.com, atiqulislam.atiq@gmail.com). suort u to 11m techology oly). So it is clearly uderstood that CMOS techology is gradually gettig ivalid uder Moore s Law [1]. To assure further develomet i this field, ew switchig devices must be itroduced. I this coditio Sigle electro trasistor (SET), a ultra-small device ca be a romisig relacemet of MOSFET. Low suly voltage requiremet ad the tuelig curret made SET a romisig ucomig device. II. SUPPORTING THEORIES A. Theory of MOSFET I CMOS techology geerally the egieers use ehacemet tye MOSFETs. I case of ehacemet tye NMOS the threshold voltage V t (at zero body bias) is take to be ositive ad i case of ehacemet tye PMOS the threshold voltage V t (at zero body bias) is take to be egative []. Figs. 1 ad show a ehacemet tye NMOS ad ehacemet tye PMOS resectively. For a NMOS the curret I flows through it from drai to source ad (1)-(3). Whe NMOS is i cut off regio V V ), ( GS t I 0 (1) Whe NMOS is i resistive regio ( V GS V t ad VS VGS Vt), W V S I VGS VtVS L Whe NMOS is i saturatio regio ( V GS V t ad VS VGS Vt), () 1 W I VGS Vt (3) L where, = mobility of a electro. For a PMOS the curret I flows through it from source to drai ad follows (4), (5) ad (6). Whe PMOS is i cut off regio ( VSG Vt ), I 0 (4) Iteratioal Scholarly ad Scietific Research & Iovatio 9(3) scholar.waset.org/ /100056
2 Vol:9, No:3, 015 Whe PMOS is i resistive regio ( VSG Vt ad VS VSG V ), t W V S I VSG Vt VS L Whe PMOS is i saturatio regio ( VSG Vt ad (5) VS VSG Vt ), 1 W I VSG Vt (6) L where, = mobility of a hole. These equatios [3] were used to simulate a MOSFET based iverter circuit. Iteratioal Sciece Idex, Nuclear ad Quatum Egieerig Vol:9, No:3, 015 waset.org/publicatio/ B. Theory of Sigle Electro Trasistor (SET) Fig. 3 shows a tyical sigle trasistor which has 3 electrodes-gate, source ad drai ad a islad. For the urose of roer switchig aother gate (gate ) has bee itroduced. The gates are couled with the islad (sometimes which is termed as quatum dot) with two caacitors C G1 ad C G resectively. Source ad drai are coected with the islad by two tuel juctios. These two tuel juctios have ultra-low caacitive imedace C 1 ad C resectively. By the two gates the coditio of flowig tuelig curret from source to drai ca be cotrolled. Here oe thig should Fig. 1 Structure ad actio of a ehacemet tye NMOS Fig. Structure ad actio of a ehacemet tye PMOS be remembered that the curret flow causes due to tuelig of electros through the two tuel juctios. Fig. 4 shows the equivalet circuit for a SET. A outut stray caacitor C 0 ad a backgroud charge Q 0 is itroduced to this circuit model. SET is extremely charge sesitive which causes the backgroud charge. Whe e (where = a iteger which idicates the umber of elemetary charges i.e., a electro that was added to the islad ad e = ositive elemetary charge) charge is reset o the islad the simle electrostatics show that voltage of the islad V (which is a fuctio of ): Iteratioal Scholarly ad Scietific Research & Iovatio 9(3) scholar.waset.org/ /100056
3 Vol:9, No:3, 015 e V1C 1VC VG 1CG1VGC G Q0 (7) V here, C C1 C CG 1 CG C0. C has bee igored here. Therefore, there are four ossible ways of tuelig of charge e. They are, Γ L1 = tuelig through tuel juctio 1 towards left, Γ L = tuelig through tuel juctio towards left, Γ R1 = tuelig through tuel juctio 1 towards right, Γ R = tuelig through tuel juctio towards right. After determiig the tuel rates for all the ertiet charge states the robabilities of the charge states gettig occuied ca be calculated from (11): L( 1) R 1( 1) P ( ) P ( 1) R( ) L 1( ) (11) Iteratioal Sciece Idex, Nuclear ad Quatum Egieerig Vol:9, No:3, 015 waset.org/publicatio/ Fig. 3 Circuit reresetatio of a sigle electro trasistor (SET) Fig. 4 Sigle electro trasistor schematic diagram The amout of electrostatic eergy eeded to add a charge equivalet to e ca be exressed by (8): e ev ( ) (8) The chage of eergy due to the tuelig of a charge e from a lead to the islad is ΔΕ i. Assume the voltage of the lead is V i. So, C e Ei evi ev( ) (9) Tuel resistace, absolute temerature ad the Boltzma costat are exressed by R i, T ad k resectively. Now the rate of tuelig Γ i ca be calculated usig the chage of eergy due to the tuelig of a charge e. C The average curret from tuel juctio 1 to ca be determied from (1): ( ) R1( ) L1( ) (1) I ep The islad s average voltage ca be determied by (13): V V( ) P( ) (13) The voltage ad curret ca be calculated efficietly the charge state should be calculated which has the highest ossibility to be occuied. This charge state ca be calculated by the (14): ot QVCVC V C V C C RV RV e e RR G1 G1 G G (14) The basic oeratio of sigle electro trasistor ca be foud i [4] ad all these equatios which were imlemeted usig the orthodox theory of electro tuelig [5] i SET SPICE model are available i [6]. III. THE SIMPLEST IGITAL CIRCUIT: AN INVERTER i eri Ei Ei kt 1 (10) Higher order tuel evets where two or more charges tuel simultaeously are called co-tuelig. Co-tuelig Fig. 5 CMOS iverter Fig. 6 shows a iverter usig SET. The islad of the uer SET is red colored. This meas the backgroud charge is Iteratioal Scholarly ad Scietific Research & Iovatio 9(3) scholar.waset.org/ /100056
4 Vol:9, No:3, 015 Iteratioal Sciece Idex, Nuclear ad Quatum Egieerig Vol:9, No:3, 015 waset.org/publicatio/ egative. For exactly the oosite reaso the islad of the lower SET is blue colored. The sig of the backgroud charge of red ad blue islads are oosite but their absolute values are assumed equal. A short descritio o backgroud charges ad SET iverter characteristics ca be foud i [7]. Fig. 6 SET based iverter IV. COMPARISONS OF CMOS INVERTER AN SET BASE INVERTER A. Comariso of C Aalysis Both circuits were simulated i PSPICE. Figs. 7 ad 8 show the simulatio results of the C aalysis of iverters usig MOSFET ad SET resectively. I case of CMOS iverter, the suly voltage=3.5 V, iversio voltage= V. I case of SET built iverter, the suly voltage=3.5 mv, iversio voltage= mv. B. Comariso of Trasiet Aalysis ad Power Cosumtio The iut voltage & outut voltage curves ad the ower cosumtio curves across PMOS & NMOS for a CMOS iverter circuit are show i Figs. 9 ad 10 resectively. Agai the iut voltage & outut voltage curves ad the ower cosumtio curves across PSET & NSET for a SET based iverter circuit are show i Figs. 11 ad 1 resectively. Takig ower cosumtio values for differet times the average ower cosumtio has bee calculated usig MATLAB for both circuits. Followig observatio were made from the simulated results of MATLAB: For a CMOS iveter: The average ower dissiatio across PMOS = Watt. The average ower dissiatio across NMOS = Watt. The total average ower dissiatio across the CMOS iverter = Watt. For a SET based iveter: The average ower dissiatio across PSET = Watt. The average ower dissiatio across NSET = Watt. The total average ower dissiatio across the SET based iverter = Watt. V. CONCLUSION The PSPICE C aalysis ad trasiet aalysis show similar results for both CMOS iverter ad SET based iverter. The simulatio results clearly show that total ower cosumtio of a SET based iverter is almost 5 millio times less tha that of CMOS iverter. Still this SPICE model has may limitatios. This model has bee desiged cosiderig the orthodox theory where co-tuelig is eglected. Moreover, these simulatios were doe takig the temerature at 7 k which is a very low temerature comared to the room temerature. If these limitatios of SET ca be miimized the SET ca be a leadig device i future techologies. Fig. 7 C characteristics of a CMOS iverter Iteratioal Scholarly ad Scietific Research & Iovatio 9(3) scholar.waset.org/ /100056
5 Vol:9, No:3, 015 Fig. 8 C characteristics of a SET based iverter Iteratioal Sciece Idex, Nuclear ad Quatum Egieerig Vol:9, No:3, 015 waset.org/publicatio/ Fig. 9 Trasiet aalysis of a CMOS iverter Fig. 10 Power cosumtio across the PMOS ad the NMOS of a CMOS iverter Iteratioal Scholarly ad Scietific Research & Iovatio 9(3) scholar.waset.org/ /100056
6 Vol:9, No:3, 015 Iteratioal Sciece Idex, Nuclear ad Quatum Egieerig Vol:9, No:3, 015 waset.org/publicatio/ Fig. 11 Trasiet aalysis of a SET based iverter Fig. 1 Power cosumtio across the PSET ad the NSET of a SET based iverter REFERENCES [1] R.R. Schaller, Moore's Law: Past, Preset, ad Future, Sectrum, IEEE, vol. 34,. 5-59, August 00. [] ouglas A. Puckell ad Kamra Eshraghia, Basic VLSI esig, 3rd ed., Pretice-Hall, 1995, [3] Lida E. M. Brackebury, esig of VLSI Systems: A Practical Itroductio, Macmilla, 1987, [4] K. K. Likharev, Sigle-Electro evices ad Their Alicatios, Proceedigs of the IEEE, vol. 87, , August 00. [5] A. Scholze Imulatio of Sigle-Electro evices, Ph.. dissertatio, Swiss Federal Istitute of Techology, Zurich, Switzerlad, 000, [6] G. Lietschig Sigle-Electro ad Molecular evices, Ph.. Thesis, elft Uiversity of Techology, elft, Netherlads, November 003, [7] J. R. Tucker Comlemetary igital Logic Based o the Coulomb Blockade, Joural of Alied Physics, 7, 4399, 199. Iteratioal Scholarly ad Scietific Research & Iovatio 9(3) scholar.waset.org/ /100056
ECE 2201 PRELAB 4A MOSFET SWITCHING APPLICATIONS. Digital CMOS Logic Inverter
ECE 2201 PRELAB 4A MOSFET SWITCHING APPLICATIONS Digital CMOS Logic Iverter Had Aalysis P1. I the circuit of Fig. P41, estimate the roagatio delays t PLH ad t PHL usig the resistive switch model for each
More information(2) The MOSFET. Review of. Learning Outcome. (Metal-Oxide-Semiconductor Field Effect Transistor) 2.0) Field Effect Transistor (FET)
EEEB73 Electroics Aalysis & esig II () Review of The MOSFET (Metal-Oxide-Semicoductor Field Effect Trasistor) Referece: Neame, Chapter 3 ad Chapter 4 Learig Outcome Able to describe ad use the followig:
More informationSingle Electron Transistors (SET) substituting MOSFETs to Reduce Power Consumption of an Inverter Circuit
nd Int'l Conf. on Electrical Engineering and Information & Communication Technology (ICEEICT) 1 ahangirnagar University, Dhaka-134, Bangladesh, 1-3 May 1 Single Electron Transistors (SET) substituting
More informationPhysical Sciences For NET & SLET Exams Of UGC-CSIR. Part B and C. Volume-16. Contents
Physical cieces For NET & LET Exams Of UC-CIR Part B ad C Volume-16 Cotets VI. Electroics 1.5 Field Effect evices 1 2.1 Otoelectroic evices 51 2.2 Photo detector 63 2.3 Light-Emittig iode (LE) 73 3.1 Oeratioal
More informationLecture 29: Diode connected devices, mirrors, cascode connections. Context
Lecture 9: Diode coected devices, mirrors, cascode coectios Prof J. S. Smith Cotext Today we will be lookig at more sigle trasistor active circuits ad example problems, ad the startig multi-stage amplifiers
More informationIntroduction to Electronic Devices
troductio to lectroic Devices, Fall 2006, Dr. D. Ki troductio to lectroic Devices (ourse Number 300331) Fall 2006 s Dr. Dietmar Ki Assistat Professor of lectrical gieerig formatio: htt://www.faculty.iubreme.de/dki/
More information-RESEARCH ARTICLE- The impact transconductance parameter and threshold voltage of MOSFET s in static characteristics of CMOS inverter
NEScieces, 2017, 2 (3): 135-148 -RESEARCH ARTICLE- The imact trascoductace arameter ad threshold voltage of MOSFET s i static characteristics of CMOS iverter Milaim Zabeli 1, Nebi Caa 1, Myzafere Limai
More informationRevision: June 10, E Main Suite D Pullman, WA (509) Voice and Fax
1.8.0: Ideal Oeratioal Amlifiers Revisio: Jue 10, 2010 215 E Mai Suite D Pullma, WA 99163 (509) 334 6306 Voice ad Fax Overview Oeratioal amlifiers (commoly abbreviated as o-ams) are extremely useful electroic
More information6.004 Computation Structures Spring 2009
MIT OeourseWare htt://ocw.mit.edu 6.4 omutatio tructures rig 29 For iformatio about citig these materials or our Terms of Use, visit: htt://ocw.mit.edu/terms. MO Techology ombiatioal evice Wish List NEXT
More informationEstimation of an L-G Fault Distance of an Underground Cable Using WNN
Iteratioal Joural of Scietific ad esearch Publicatios, Volume, Issue, February ISSN 5-353 Estimatio of a L-G Fault Distace of a Udergroud Cable Usig WNN Biswariya Chatteree Deartmet of Electrical Egieerig,
More informationLecture 28: MOSFET as an Amplifier. Small-Signal Equivalent Circuit Models.
hites, EE 320 ecture 28 Page 1 of 7 ecture 28: MOSFET as a Amplifier. Small-Sigal Equivalet Circuit Models. As with the BJT, we ca use MOSFETs as AC small-sigal amplifiers. A example is the so-called coceptual
More information5.1 Introduction 5.2 Equilibrium condition Contact potential Equilibrium Fermi level Space charge at a junction 5.
5.1 Itroductio 5.2 Equilibrium coditio 5.2.1 Cotact otetial 5.2.2 Equilibrium Fermi level 5.2.3 Sace charge at a juctio 5.3 Forward- ad Reverse-biased juctios; steady state coditios 5.3.1 Qualitative descritio
More informationR. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder
R. W. Erickso Departmet of Electrical, Computer, ad Eergy Egieerig Uiversity of Colorado, Boulder Specific o-resistace R o as a fuctio of breakdow voltage V B Majority-carrier device: AARR #$ = kk μμ $
More informationSummary of pn-junction (Lec )
Lecture #12 OUTLNE iode aalysis ad applicatios cotiued The MOSFET The MOSFET as a cotrolled resistor Pich-off ad curret saturatio Chael-legth modulatio Velocity saturatio i a short-chael MOSFET Readig
More informationNovel Low Voltage CMOS Current Controlled Floating Resistor Using Differential Pair
48 S. A. TEKİN, H. ERCAN, M. ALÇI, NOVEL LOW VOLTAGE CMOS CURRENT CONTROLLED FLOATING RESISTOR Novel Low Voltage CMOS Curret Cotrolled Floatig Resistor Usig Differetial Pair Sezai Aler TEKİN, Hamdi ERCAN,
More informationMCP1525/ V and 4.096V Voltage References. Features. Description. Applications. Temperature Drift. Typical Application Circuit.
MCP/.V ad.96v Voltage Refereces Features Precisio Voltage Referece Outut Voltages:.V ad.96v Iitial Accuracy: ±% (max.) Temerature Drift: ± m/ C (max.) Outut Curret Drive: ± ma Maximum Iut Curret: µa @
More informationR. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder
R. W. Erickso Departmet of Electrical, Computer, ad Eergy Egieerig Uiversity of Colorado, Boulder 4.2.2. The Power MOSFET Gate Source Gate legths approachig oe micro p - p Cosists of may small ehacemetmode
More informationLecture 3. OUTLINE PN Junction Diodes (cont d) Electrostatics (cont d) I-V characteristics Reverse breakdown Small-signal model
Lecture 3 AOUCEMETS HW2 is osted, due Tu 9/11 TAs will hold their office hours i 197 Cory Prof. Liu s office hours are chaged to TuTh 12-1PM i 212/567 Cory EE15 accouts ca access EECS Widows Remote eskto
More informationDesign of FPGA- Based SPWM Single Phase Full-Bridge Inverter
Desig of FPGA- Based SPWM Sigle Phase Full-Bridge Iverter Afarulrazi Abu Bakar 1, *,Md Zarafi Ahmad 1 ad Farrah Salwai Abdullah 1 1 Faculty of Electrical ad Electroic Egieerig, UTHM *Email:afarul@uthm.edu.my
More informationDIGITALLY TUNED SINUSOIDAL OSCILLATOR USING MULTIPLE- OUTPUT CURRENT OPERATIONAL AMPLIFIER FOR APPLICATIONS IN HIGH STABLE ACOUSTICAL GENERATORS
Molecular ad Quatum Acoustics vol. 7, (6) 95 DGTALL TUNED SNUSODAL OSCLLATOR USNG MULTPLE- OUTPUT CURRENT OPERATONAL AMPLFER FOR APPLCATONS N HGH STABLE ACOUSTCAL GENERATORS Lesław TOPÓR-KAMŃSK Faculty
More informationA new Power MOSFET Generation designed for Synchronous Rectification
A New Power MOSFET Geeratio desiged for Sychroous Rectificatio A ew Power MOSFET Geeratio desiged for Sychroous Rectificatio Keywords R. Siemieiec, C. Mößlacher, O. Blak, M. Rösch, M. Frak, M. Hutzler
More informationELEC 350 Electronics I Fall 2014
ELEC 350 Electroics I Fall 04 Fial Exam Geeral Iformatio Rough breakdow of topic coverage: 0-5% JT fudametals ad regios of operatio 0-40% MOSFET fudametals biasig ad small-sigal modelig 0-5% iodes (p-juctio
More informationHigh-Order CCII-Based Mixed-Mode Universal Filter
High-Order CCII-Based Mixed-Mode Uiversal Filter Che-Nog Lee Departmet of Computer ad Commuicatio Egieerig, Taipei Chegshih Uiversity of Sciece ad Techology, Taipei, Taiwa, R. O. C. Abstract This paper
More informationp n junction! Junction diode consisting of! p-doped silicon! n-doped silicon! A p-n junction where the p- and n-material meet!
juctio! Juctio diode cosistig of! -doed silico! -doed silico! A - juctio where the - ad -material meet! v material cotais mobile holes! juctio! material cotais mobile electros! 1! Formatio of deletio regio"
More informationEXPERIMENT 3 TRANSISTORS AMPLIFIERS
PH-315 XPRIMNT 3 TRANSISTORS AMPLIFIRS A. La Rosa I. PURPOS To familiarize with the characteristics of trasistors, how to roerly imlemet its D bias, ad illustrate its alicatio as small sigal amlifiers.
More informationDESIGN AVOLTAGE REFERENCE CIRCUIT WITHOUT USING BIPOLAR TRANSISTORS
: 53-539 ISSN: 77 4998 DESIGN AOAGE REFERENCE CIRCUI IHOU USING BIPOAR RANSISORS EHSAN SHABANI, MAHDI PIRMORADIAN* : M Sc., Eslamshahr Brach, Islamic Azad Uiversity, ehra, Ira : Assistat Professor, Eslamshahr
More informationDesign of FPGA Based SPWM Single Phase Inverter
Proceedigs of MUCEET2009 Malaysia Techical Uiversities Coferece o Egieerig ad Techology Jue 20-22, 2009, MS Garde,Kuata, Pahag, Malaysia MUCEET2009 Desig of FPGA Based SPWM Sigle Phase Iverter Afarulrazi
More informationChater 6 Bipolar Junction Transistor (BJT)
hater 6 iolar Juctio Trasistor (JT) Xiula heg/shirla heg -5- vetio asic about JT veted i 948 by ardee, rattai ad Shockley i ell ab (First Trasistor) iolar oth tyes of carriers (electro ad hole) lay imortat
More informationLab 2: Common Source Amplifier.
epartet of Electrical ad Coputer Egieerig Fall 1 Lab : Coo Source plifier. 1. OBJECTIVES Study ad characterize Coo Source aplifier: Bias CS ap usig MOSFET curret irror; Measure gai of CS ap with resistive
More informationx y z HD(x, y) + HD(y, z) HD(x, z)
Massachusetts Istitute of Techology Departmet of Electrical Egieerig ad Computer Sciece 6.02 Solutios to Chapter 5 Updated: February 16, 2012 Please sed iformatio about errors or omissios to hari; questios
More informationDESIGN OF A COFFEE VENDING MACHINE USING SINGLE ELECTRON DEVICES
1 Iteratioal Symposium o Electroic System Desig DESIGN OF A COFFEE VENDING MACHINE USING SINGLE ELECTRON DEVICES (A example of sequetial circuit desig) Biplab Roy (1), ad Biswarup Mukherjee () Dept. Of
More informationResearch Article New Topologies of Lossless Grounded Inductor Using OTRA
Joural of Electrical ad omuter Egieerig Volume 2, Article ID 753, 6 ages doi:.55/2/753 Research Article New Toologies of Lossless Grouded Iductor Usig OTRA Rajeshwari Padey, Neeta Padey, Sajal K. Paul,
More informationAppendix B: Transistors
Aedix B: Trasistors Of course, the trasistor is the most imortat semicoductor device ad has eabled essetially all of moder solid-state electroics. However, as a matter of history, electroics bega with
More informationCONTROLLING FREQUENCY INFLUENCE ON THE OPERATION OF SERIAL THYRISTOR RLC INVERTERS
EETRONIS - September, Sozopol, BUGARIA ONTROING FREQUENY INFUENE ON THE OPERATION OF SERIA THYRISTOR R INVERTERS Evgeiy Ivaov Popov, iliya Ivaova Pideva, Borislav Nikolaev Tsakovski Departmet of Power
More informationAnalysis and Optimization Design of Snubber Cricuit for Isolated DC-DC Converters in DC Power Grid
Aalysis ad Optimizatio Desig of Subber Cricuit for Isolated DC-DC Coverters i DC Power Grid Koji Orikawa Nagaoka Uiversity of Techology Nagaoka, Japa orikawa@st.agaokaut.ac.jp Ju-ichi Itoh Nagaoka Uiversity
More informationThe Silicon Controlled Rectifier (SCR)
The Silico Cotrolled Rectifier (SCR The Silico Cotrolled Rectifier, also called Thyristor, is oe of the oldest power devices, ad it is actually employed as power switch for the largest currets (several
More informationApplication of Improved Genetic Algorithm to Two-side Assembly Line Balancing
206 3 rd Iteratioal Coferece o Mechaical, Idustrial, ad Maufacturig Egieerig (MIME 206) ISBN: 978--60595-33-7 Applicatio of Improved Geetic Algorithm to Two-side Assembly Lie Balacig Ximi Zhag, Qia Wag,
More informationOutline. Introduction The Semiconductor Module Demonstration Modeling Advice Model Library Q & A
Semicoductor Module Coyright 2013 COMSOL. COMSOL, COMSOL Multihysics, Cature the Cocet, COMSOL Deskto, ad LiveLik are either registered trademarks or trademarks of COMSOL AB. All other trademarks are the
More informationA New Design of Log-Periodic Dipole Array (LPDA) Antenna
Joural of Commuicatio Egieerig, Vol., No., Ja.-Jue 0 67 A New Desig of Log-Periodic Dipole Array (LPDA) Atea Javad Ghalibafa, Seyed Mohammad Hashemi, ad Seyed Hassa Sedighy Departmet of Electrical Egieerig,
More informationComputational Algorithm for Higher Order Legendre Polynomial and Gaussian Quadrature Method
Computatioal Algorithm for Higher Order Legre olyomial ad Gaussia Quadrature Method Asif M. Mughal, Xiu Ye ad Kamra Iqbal Dept. of Applied Sciece, Dept. of Mathematics ad Statistics, Dept. of Systems Egieerig
More informationOptical ASK and FSK Modulation By Using Quantum Well Transistor Lasers
Iteratioal Joural of Optics ad Photoics (IJOP) Vol. 6, No., Summer-Fall 01 Optical ASK ad FSK Modulatio y Usig Quatum ell Trasistor Lasers A. Horri a ad R. Faez b a Youg Researchersa ad Elite Club, Arak
More informationICM7213. One Second/One Minute Timebase Generator. Features. Description. Ordering Information. Pinout. August 1997
August 997 Features Guarateed V Operatio Very Low Curret Cosumptio (Typ).... µa at V All Outputs TTL Compatible O Chip Oscillator Feedback Resistor Oscillator Requires Oly Exteral compoets: Fixed Capacitor,
More informationBANDWIDTH AND GAIN ENHANCEMENT OF MULTIBAND FRACTAL ANTENNA BASED ON THE SIERPINSKI CARPET GEOMETRY
ISSN: 2229-6948(ONLINE) DOI: 10.21917/ijct.2013.0095 ICTACT JOURNAL ON COMMUNICATION TECHNOLOGY, MARCH 2013, VOLUME: 04, ISSUE: 01 BANDWIDTH AND GAIN ENHANCEMENT OF MULTIBAND FRACTAL ANTENNA BASED ON THE
More informationSurvey of Low Power Techniques for ROMs
Survey of Low Power Techiques for ROMs Edwi de Agel Crystal Semicoductor Corporatio P.O Box 17847 Austi, TX 78744 Earl E. Swartzlader, Jr. Departmet of Electrical ad Computer Egieerig Uiversity of Texas
More informationA Novel Three Value Logic for Computing Purposes
Iteratioal Joural o Iormatio ad Electroics Egieerig, Vol. 3, No. 4, July 23 A Novel Three Value Logic or Computig Purposes Ali Soltai ad Saeed Mohammadi Abstract The aim o this article is to suggest a
More informationA 5th order video band elliptic filter topology using OTRA based Fleischer Tow Biquad with MOS-C Realization
Natural ad Egieerig Scieces 44 olume 1, No. 2, 44-52, 2016 A 5th order video bad elliptic filter topology usig OTA based Fleischer Tow Biquad with MOS-C ealiatio Ahmet Gökçe 1*, Uğur Çam 2 1 Faculty of
More informationHVIC Technologies for IPM
HVIC Techologies for IPM JONISHI, Akihiro AKAHANE, Masashi YAMAJI, Masaharu ABSTRACT A high voltage itegrated (HVIC), which is a gate driver IC with a high breakdow voltage, is oe of the key devices required
More informationLecture 29: MOSFET Small-Signal Amplifier Examples.
Whites, EE 30 Lecture 9 Page 1 of 8 Lecture 9: MOSFET Small-Sigal Amplifier Examples. We will illustrate the aalysis of small-sigal MOSFET amplifiers through two examples i this lecture. Example N9.1 (text
More informationA New Space-Repetition Code Based on One Bit Feedback Compared to Alamouti Space-Time Code
Proceedigs of the 4th WSEAS It. Coferece o Electromagetics, Wireless ad Optical Commuicatios, Veice, Italy, November 0-, 006 107 A New Space-Repetitio Code Based o Oe Bit Feedback Compared to Alamouti
More informationIntroduction to CMOS. Dr. Lynn Fuller
MICROELECTRONIC ENINEERIN ROCHETER INTITUTE OF TECHNOLOY Itroductio to CMO Dr. Ly Fuller Webage: htt://eole.rit.edu/lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041
More informationIndicator No mark Single preset Dual preset DIN W144 H72mm DIN W48 H96mm No mark DIN W72 H72mm (4 digit) (6 digit) Counter/Timer
FX/FX/FX Series DIN W7 7, W8 96, W 7mm er/timer Features 6 iput modes ad output modes ig speed: cps/cps/kcps/kcps Selectable voltage iput (PNP) or No voltage iput (NPN) dditio of Up/Dow iput mode Wide
More informationThe Detection of Abrupt Changes in Fatigue Data by Using Cumulative Sum (CUSUM) Method
Proceedigs of the th WSEAS Iteratioal Coferece o APPLIED ad THEORETICAL MECHANICS (MECHANICS '8) The Detectio of Abrupt Chages i Fatigue Data by Usig Cumulative Sum (CUSUM) Method Z. M. NOPIAH, M.N.BAHARIN,
More informationAnalysis and Design of LVTSCR-based EOS/ESD Protection Circuits for Burn-in Environment
Aalysis ad Desig of LVTSCR-based EOS/ESD Protectio Circuits for Bur-i Eviromet O. Semeov, H. Sarbishaei ad M. Sachdev Det. of Electrical ad Comuter Egieerig, Uiversity of Waterloo, Waterloo, Caada NL 3G
More informationRadar emitter recognition method based on AdaBoost and decision tree Tang Xiaojing1, a, Chen Weigao1 and Zhu Weigang1 1
Advaces i Egieerig Research, volume 8 d Iteratioal Coferece o Automatio, Mechaical Cotrol ad Computatioal Egieerig (AMCCE 7) Radar emitter recogitio method based o AdaBoost ad decisio tree Tag Xiaojig,
More informationImpact of MOSFET s structure parameters on its overall performance depending to the mode operation
NTERNTONL JOURNL O CRCUTS, SYSTEMS ND SGNL PROCESSNG Volume 10, 2016 mpact of MOSET s structure parameters o its overall performace depedig to the mode operatio Milaim Zabeli, Nebi Caka, Myzafere Limai,
More informationA New Basic Unit for Cascaded Multilevel Inverters with the Capability of Reducing the Number of Switches
Joural of Power Electroics, ol, o, pp 67-677, July 67 JPE --6 http://dxdoiorg/6/jpe67 I(Prit: 98-9 / I(Olie: 9-78 A ew Basic Uit for Cascaded Multi Iverters with the Capability of Reducig the umber of
More informationThe Firing Dispersion of Bullet Test Sample Analysis
Iteratioal Joural of Materials, Mechaics ad Maufacturig, Vol., No., Ma 5 The Firig Dispersio of Bullet Test Sample Aalsis Youliag Xu, Jubi Zhag, Li Ma, ad Yoghai Sha Udisputed, this approach does reduce
More informationTHE AUTOMATED SYSTEM OF THE RHYTHM ANALYSIS IN THE EDUCATIONAL PROCESS OF A HIGHER EDUCATIONAL INSTITUTION ON THE BASIS OF APRIORISTIC DATA
THE AUTOMATED SYSTEM OF THE RHYTHM ANALYSIS IN THE EDUCATIONAL PROCESS OF A HIGHER EDUCATIONAL INSTITUTION ON THE ASIS OF APRIORISTIC DATA Nicolae PELIN PhD, Associate Professor, Iformatio Techology Deartmet,
More informationProblem of calculating time delay between pulse arrivals
America Joural of Egieerig Research (AJER) 5 America Joural of Egieerig Research (AJER) e-issn: 3-847 p-issn : 3-936 Volume-4, Issue-4, pp-3-4 www.ajer.org Research Paper Problem of calculatig time delay
More informationOptimal P/N Width Ratio Selection for Standard Cell Libraries
Otimal P/N Width Ratio Selectio for Stadard Cell Libraries David S. Kug ad Ruchir Puri IBM T. J. Watso Research Ceter Yorktow Heights, NY 0598 ABSTRACT The effectiveess of logic sythesis to satisfy icreasigly
More informationMEASUREMENT AND CONTORL OF TOTAL HARMONIC DISTORTION IN FREQUENCY RANGE 0,02-10KHZ.
ELECTRONICS 00 September, Sozopol, BLGARIA MEASREMENT AND CONTORL OF TOTAL HARMONIC DISTORTION IN FREQENCY RANGE 0,0-0KHZ. Plame Agelov Agelov Faculty for Computer Sciece, Egieerig ad Natural Studies,
More informationA Simplified Method for Phase Noise Calculation
Poster: T-18 Simplified Method for Phase Noise Calculatio Massoud Tohidia, li Fotowat hmady* ad Mahmoud Kamarei Uiversity of Tehra, *Sharif Uiversity of Techology, Tehra, Ira Outlie Itroductio Prelimiary
More informationA Fast-Processing Modulation Strategy for Three-Phase Four-Leg Neutral-Point- Clamped Inverter Based on the Circuit-Level Decoupling Concept
Dowloaded from orbit.dtu.dk o: Aug 22, 2018 A Fast-Processig Modulatio Strategy for Three-Phase Four-Leg Neutral-Poit- Clamed Iverter Based o the Circuit-Level Decoulig Cocet Ghoreishy, Hoda; Zhag, Zhe;
More information4 Interactions of the Integrated System
4 Iteractios of the Itegrated System The dyamic behavior of a system ca be rereseted mathematically by state sace equatios,. Xi = AiXi + BiUi. Whe may such systems are coected to the dc bus, the order
More information3. Error Correcting Codes
3. Error Correctig Codes Refereces V. Bhargava, Forward Error Correctio Schemes for Digital Commuicatios, IEEE Commuicatios Magazie, Vol 21 No1 11 19, Jauary 1983 Mischa Schwartz, Iformatio Trasmissio
More informationDepartment of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Due on April 26, 2018 at 7:00 PM
Departmet of Electrical ad omputer Egieerig, orell Uiersity EE 350: Microelectroics Sprig 08 Homework 0 Due o April 6, 08 at 7:00 PM Suggested Readigs: a) Lecture otes Importat Notes: ) MAKE SURE THAT
More informationSEVEN-LEVEL THREE PHASE CASCADED H-BRIDGE INVERTER WITH A SINGLE DC SOURCE
SEVEN-LEVEL THREE PHASE CASCADED H-BRIDGE INVERTER WITH A SINGLE DC SOURCE T. Porselvi 1 ad Ragaath Muthu 1 Sri Sairam Egieerig College, Cheai, Idia SSN College of Egieerig, Cheai, Idia E-Mail: tporselvi@yahoo.com
More informationOpen Access Research on Pneumatic Servo Control for Double-Cylinder Collaborative Loading Based on Neural Network
Sed Orders for Rerits to rerits@bethamsciece.ae 51 The Oe Electrical & Electroic Egieerig Joural, 014, 8, 51-51 Oe Access Research o Peumatic Servo Cotrol for Double-Cylider Collaborative Loadig Based
More informationSEE 3263: ELECTRONIC SYSTEMS
SEE 3263: ELECTRONIC SYSTEMS Chapter 5: Thyristors 1 THYRISTORS Thyristors are devices costructed of four semicoductor layers (pp). Four-layer devices act as either ope or closed switches; for this reaso,
More informationGENERATE AND MEASURE STANDING SOUND WAVES IN KUNDT S TUBE.
Acoustics Wavelegth ad speed of soud Speed of Soud i Air GENERATE AND MEASURE STANDING SOUND WAVES IN KUNDT S TUBE. Geerate stadig waves i Kudt s tube with both eds closed off. Measure the fudametal frequecy
More informationComponents. Magnetics. Capacitors. Power semiconductors. Core and copper losses Core materials
Compoets Magetics Core ad copper losses Core materials Capacitors Equivalet series resistace ad iductace Capacitor types Power semicoductors Diodes MOSFETs IGBTs Power Electroics Laboratory Uiversity of
More informationISSN (Print) Research Article. *Corresponding author Oleksandr V. Lemeshko
Scholars Joural of Egieerig ad Techology (SJET) Sch. J. Eg. Tech., 06; 4(4):69-74 Scholars Academic ad Scietific Publisher (A Iteratioal Publisher for Academic ad Scietific Resources) www.sasublisher.com
More informationCompound Controller for DC Motor Servo System Based on Inner-Loop Extended State Observer
BULGARIAN ACADEMY OF SCIENCES CYBERNETICS AND INFORMATION TECHNOLOGIES Volume 6, No 5 Special Issue o Applicatio of Advaced Computig ad Simulatio i Iformatio Systems Sofia 06 Prit ISSN: 3-970; Olie ISSN:
More informationDATASHEET CD4047BMS. Features. Description. Monostable Multivibrator Features. Astable Multivibrator Features. Pinout.
CD7BMS CMOS Low-Power Moostable/Astable Multivibrator OBSOLETE PRODUCT NO RECOMMENDED REPLACEMENT cotact our Techical Suort Ceter at 1--INTERSIL or www.itersil.com/tsc DATASHEET FN3313 Rev. Features High
More informationImage Contrast Enhancement based Sub-histogram Equalization Technique without Over-equalization Noise
World Academy of Sciece, Egieerig ad Techology Iteratioal Joural of Electrical ad Computer Egieerig Image Cotrast Ehacemet based Sub-histogram Equalizatio Techique without Over-equalizatio Noise Hyusup
More informationLogarithms APPENDIX IV. 265 Appendix
APPENDIX IV Logarithms Sometimes, a umerical expressio may ivolve multiplicatio, divisio or ratioal powers of large umbers. For such calculatios, logarithms are very useful. They help us i makig difficult
More informationHEXFET MOSFET TECHNOLOGY
PD - 91290C POWER MOSFET THRU-HOLE (TO-257AA) IRFY340C,IRFY340CM 400V, N-CHANNEL HEXFET MOSFET TECHNOLOGY Product Summary Part Number RDS(o) ID Eyelets IRFY340C 0.55 Ω 8.7A Ceramic IRFY340CM 0.55 Ω 8.7A
More informationPROJECT #2 GENERIC ROBOT SIMULATOR
Uiversity of Missouri-Columbia Departmet of Electrical ad Computer Egieerig ECE 7330 Itroductio to Mechatroics ad Robotic Visio Fall, 2010 PROJECT #2 GENERIC ROBOT SIMULATOR Luis Alberto Rivera Estrada
More informationAnalysis of SDR GNSS Using MATLAB
Iteratioal Joural of Computer Techology ad Electroics Egieerig (IJCTEE) Volume 5, Issue 3, Jue 2015 Aalysis of SDR GNSS Usig MATLAB Abstract This paper explais a software defied radio global avigatio satellite
More informationSuper J-MOS Low Power Loss Superjunction MOSFETs
Low Power Loss Superjuctio MOSFETs Takahiro Tamura Mutsumi Sawada Takayuki Shimato ABSTRACT Fuji Electric has developed superjuctio MOSFETs with a optimized surface desig that delivers lower switchig.
More informationAnalysis and Simulation Modeling of Programmable Circuits Using Digital Potentiometers
Aalysis ad Simulatio Modelig of Programmable Circuits Usig Digital Potetiometers Ivailo M Padiev Abstract I this aer a object of aalysis ad simulatio modelig are the basic rogrammable circuits usig CMOS
More informationIndoor Localization by Pattern Matching Method Based On Extended Database
Vol:8, No:, Idoor Localizatio by atter Matchig Method Based O Exteded Database Gyumi Hwag, Jihog Lee Iteratioal Sciece Idex, Mechaical ad Mechatroics Egieerig Vol:8, No:, waset.org/ublicatio/9997 Abstract
More informationTwo-Dimensional Carrier Profiling by Scanning Tunneling Microscopy and Its Application to Advanced Device Development
Two-Dimesioal Carrier Profilig by Scaig Tuelig Microscopy ad Its Applicatio to Advaced Device Developmet Hideobu Fukutome (Mauscript received December 28, 2009) A high-resolutio two-dimesioal (2D) carrier
More informationINF 5460 Electronic noise Estimates and countermeasures. Lecture 11 (Mot 8) Sensors Practical examples
IF 5460 Electroic oise Estimates ad coutermeasures Lecture 11 (Mot 8) Sesors Practical examples Six models are preseted that "ca be geeralized to cover all types of sesors." amig: Sesor: All types Trasducer:
More informationReduction of Harmonic in a Multilevel Inverter Using Optimized Selective Harmonic Elimination Approach
ISSN (Olie) : 2319-8753 ISSN (Prit) : 2347-6710 Iteratioal Joural of Iovative Research i Sciece, Egieerig ad Techology Volume 3, Special Issue 3, March 2014 2014 Iteratioal Coferece o Iovatios i Egieerig
More informationMassachusetts Institute of Technology Dept. of Electrical Engineering and Computer Science Fall Semester, Introduction to EECS 2.
Massachusetts Istitute of Techology Dept. of Electrical Egieerig ad Computer Sciece Fall Semester, 006 6.08 Itroductio to EECS Prelab Exercises Pre-Lab#3 Modulatio, demodulatio, ad filterig are itegral
More informationarxiv: v2 [math.co] 15 Oct 2018
THE 21 CARD TRICK AND IT GENERALIZATION DIBYAJYOTI DEB arxiv:1809.04072v2 [math.co] 15 Oct 2018 Abstract. The 21 card trick is well kow. It was recetly show i a episode of the popular YouTube chael Numberphile.
More informationThe Parametric Measurement Handbook. Third Edition March 2012
The Parametric Measuremet Hadbook Third Editio March 2012 Chater 7: Diode ad Trasistor Measuremet Choose a job you love, ad you will ever have to work a day i your life Cofucius Itroductio It is ot the
More informationA study on the efficient compression algorithm of the voice/data integrated multiplexer
A study o the efficiet compressio algorithm of the voice/data itegrated multiplexer Gyou-Yo CHO' ad Dog-Ho CHO' * Dept. of Computer Egieerig. KyiigHee Uiv. Kiheugup Yogiku Kyuggido, KOREA 449-71 PHONE
More informationThroughput/Delay Analysis of Spectrally Phase- Encoded Optical CDMA over WDM Networks
Throughput/Delay Aalysis of pectrally Phase- Ecoded Optical over etwors K. Putsri *,. ittichivapa * ad H.M.H.halaby ** * Kig Mogut s Istitute of Techology Ladrabag Departmet of Telecommuicatios Egieerig,
More informationOutline. Motivation. Analog Functional Testing in Mixed-Signal Systems. Motivation and Background. Built-In Self-Test Architecture
Aalog Fuctioal Testig i Mixed-Sigal s Jie Qi Dept. of Electrical & Computer Egieerig Aubur Uiversity Co-Advisors: Charles Stroud ad Foster Dai Outlie Motivatio ad Backgroud Built-I Self-Test Architecture
More informationNew MEGA POWER DUAL IGBT Module with Advanced 1200V CSTBT Chip
New MEGA POWER DUAL IGBT Module with Advaced 1200V CSTBT Chip Juji Yamada*, Yoshiharu Yu*, Joh F. Dolo**, Eric R. Motto** * Power Device Divisio, Mitsubishi Electric Corporatio, Fukuoka, Japa ** Powerex
More informationdoi: info:doi/ /ifeec
doi: ifo:doi/1.119/ifeec.17.799153 Trasformer Desig Difficulties of Curret Resoat Coverter for High Power Desity ad Wide Iput ltage Rage Toshiyuki Zaitsu Embedded System Research Ceter Omro Corporatio
More informationData Acquisition System for Electric Vehicle s Driving Motor Test Bench Based on VC++ *
Available olie at www.sciecedirect.com Physics Procedia 33 (0 ) 75 73 0 Iteratioal Coferece o Medical Physics ad Biomedical Egieerig Data Acquisitio System for Electric Vehicle s Drivig Motor Test Bech
More informationTest Time Minimization for Hybrid BIST with Test Pattern Broadcasting
Test Time Miimizatio for Hybrid BIST with Test Patter Broadcastig Raimud Ubar, Maksim Jeihhi Departmet of Computer Egieerig Talli Techical Uiversity EE-126 18 Talli, Estoia {raiub, maksim}@pld.ttu.ee Gert
More informationImportance Analysis of Urban Rail Transit Network Station Based on Passenger
Joural of Itelliget Learig Systems ad Applicatios, 201, 5, 22-26 Published Olie November 201 (http://www.scirp.org/joural/jilsa) http://dx.doi.org/10.426/jilsa.201.54027 Importace Aalysis of Urba Rail
More informationHarmonic Filter Design for Hvdc Lines Using Matlab
Iteratioal Joural of Computatioal Egieerig Research Vol, 3 Issue, 11 Harmoic Filter Desig for Hvdc Lies Usig Matlab 1, P.Kumar, 2, P.Prakash 1, Power Systems Divisio Assistat Professor DEEE, P.A. College
More informationCHAPTER 5 A NEAR-LOSSLESS RUN-LENGTH CODER
95 CHAPTER 5 A NEAR-LOSSLESS RUN-LENGTH CODER 5.1 GENERAL Ru-legth codig is a lossless image compressio techique, which produces modest compressio ratios. Oe way of icreasig the compressio ratio of a ru-legth
More informationECE 902. Modeling and Optimization of VLSI Interconnects
ECE 90 Modelig ad Optimizatio of VLSI Itercoects (http://eda.ece.wisc.edu/ece90.html Istructor: Lei He Email: he@ece.wisc.edu Office: EH343 Telephoe: 6-3736 Office hour: TR :30-3pm Course Prerequisites
More information), separating three materials of index of refraction n 1
Thi Leses A les is a otical device cosistig of two refractig surfaces The simlest les has two sherical surfaces close eough together that we ca eglect the distace betwee the surfaces (i.e., thi) Cosider
More information