Novel Low Voltage CMOS Current Controlled Floating Resistor Using Differential Pair

Size: px
Start display at page:

Download "Novel Low Voltage CMOS Current Controlled Floating Resistor Using Differential Pair"

Transcription

1 48 S. A. TEKİN, H. ERCAN, M. ALÇI, NOVEL LOW VOLTAGE CMOS CURRENT CONTROLLED FLOATING RESISTOR Novel Low Voltage CMOS Curret Cotrolled Floatig Resistor Usig Differetial Pair Sezai Aler TEKİN, Hamdi ERCAN, Mustafa ALÇI Det. of Electrical ad Electroics Egieerig, Erciyes Uiversity, 3839, Kayseri, Turkey Det. of Avioics, Erciyes Uiversity, 3839, Kayseri, Turkey Abstract. I this aer, a low voltage CMOS curret cotrolled floatig resistor which is coveiet for itegrated circuit imlemetatio is desiged by usig differetial air. The roosed resistor has a simle circuit structure ad low ower dissiatio. This circuit is required ±.75 V as a ower suly. The basic advatages of this circuit are wide tuig rage of the resistace value, satisfied frequecy erformace ad worthwhile dyamic rage. As well as the roosed circuit has floatig structure, it is able to be used both ositive ad egative resistor. The erformaces of the roosed circuit are simulated with SPICE to justify the reseted theory. Keywords CMOS active resistor, differetial air, low voltage circuits.. Itroductio It is maily utilized resistor i aalogue electroic circuits. However, owig to obtai resistace i silico chi, it is ecessary to detai large areas i the chi. This situatio is ot aroriate i terms of roductio efficiecy. Also, these resistors, which are geerated i the chi, may ot rovide determied resistace value. Because of these reasos, active resistor circuits are highly imortat for itegrated circuits. It was itroduced may varieties of active resistor ad alicatios i revious studies [-5]. Biolar-based floatig resistor was reseted, such as class AB cotrolled resistor, resistor usig oeratioal tracoductace amlifier (OTA based o biolar trasistor, i the literature [-3]. Although these resistors have good frequecy erformace, the dyamic rage of the circuit is restricted. Furthermore, the resistor circuits iheretly cosume more ower comared with MOS-based active resistors. Active resistor usig MOS trasistors ad its alicatios are itroduced i the revious works [6-]. But this resistor is limited i oit of frequecy resose ad adjustability. O the other had, active resistors usig curret coveyors are reorted as differet resistor desigig techiques [3], [4]. But, these structures have assive comoets as resistor. Moreover, these circuits are icoveiet for itegrated circuits (IC. Tuable active resistors are cotrolled by usig either voltage or curret. Voltage cotrolled resistors (VCR are itroduced i [9-]. VCRs reset good dyamic rage erformace. But, adjustable rage of the VCRs is restricted for geerally utilized gate voltages as a cotrol argumet. Cotrol voltage is limited by suly voltage. Curret cotrolled resistors (CCR rovide facility to tue wide resistace value rage [-4]. This caability of the CCR is a imortat advatage for rogrammable aalog circuit s alicatios. I additioal, it ca be iterreted that CCRs exhibit accetable frequecy erformace. Also, VCRs havig good liearity are reseted i literature [5], [6]. But these roosed circuits require high suly voltage ad have restricted cotrol rage comarig with CCRs. Recetly, low voltage disositio has bee raised o electroic circuits desig. Numerous electroic alicatios emloyig i the low voltage are itroduced i the literature [7], [8]. Circuits usig lower suly voltage allow oeratig i lower ower dissiatio. Low voltage active resistors ad their alicatios are icluded i oly a few studies i the literature [4], []. Floatig gate MOSbased low voltage resistor is reorted i []. But, this resistor is tued by voltage ad adjustable value rage of the resistace is a few kωs. I this aer, floatig active resistor is desiged by utilizig CMOS differetial air. The resistor cosists of oly two differetial airs. Also, the circuit ca be realized easily cosiderig IC. This circuit is able to achieve both egative ad ositive resistace with small modificatio i the circuit. Cotrol argumet is biasig curret for roosed circuit. Hereby, adjustable rage of the resistace value is rather wide. The aer resets CMOS based curret cotrolled floatig resistor oeratig at suly voltage of ±.75 V. Therefore, ower cosumtio of the circuit is at reasoable levels. The roosed circuits have bee simulated usig SPICE i.35 µm CMOS techology. Also, a badass filter is emloyed to demostrate the caability of the roosed resistor.

2 RADIOENGINEERING, VOL., NO., JUNE Proosed Floatig Active Resistor Fig. idicates differetial air as the core of floatig resistor. Assumig that all the trasistors are oerated saturatio regio with their sources coected to the bulk. Drai currets of trasistors M A ad M B ca be writte as, I DA ( / Cox W L VGSA V, (.a I ( / DB Cox W L VGSB V (.b where µ is the electro mobility ad Cox is the oxide caacitace er uit area. I DA ad I DB are the drai currets of trasistors M A ad M B, resectively. I additio, V is the threshold voltage for the NMOS trasistors. Trasistor M C utilizes to reduce imedace value at drai of trasistor M B. Therefore, the differetial air eeds low suly voltage. V i I M B I M A V I M C Fig.. The differetial air structure. V DD -V SS V ad V are two iut voltages alied at the gates as show i Fig.. Iut voltages are described as V V V GSA V GSB ( where V GSA ad V GSB are the gate voltages of trasistors M A ad M B, resectively. Drai curret I DA for trasistor M A is equal to I + i ad drai curret I DB is similar to I. From ( ad (, the differece of iut voltages is give by ( I i I V V. (3 C ( W / L C ( W / L ox If equatio (3 is arraged, curret i will be exressed as i ( V V k 4I k W/L( V V (4 where k =µ C ox is the trascoductace arameter of the NMOS trasistor. I (4, it is 4I >> (/k (W/L (V -V. So, i ca be modified as i ( V V kw/l 4I. (5 ox Equatio (5 shows that i deeds o the biasig curret I. The body effect uo the chael of the NMOS trasistors used i differetial air ca be described usig a modificatio of the threshold voltage, aroximated by the followig equatio, V BS V VO B (6 B where V is the threshold voltage with substrate bias reset, ad V O is the zero-v BS value of threshold voltage, γ is the body effect arameter, ad φ B is the surface iversio otetial of silico ad V BS is the bulk-source voltage. Assume that V BS is zero ad gate bias is sufficiet to isure that a chael is reset, bulk effect ca be eglected for differetial air i Fig. [9]. If both iuts of the MOS differetial air structure are grouded, trasistors M A ad M B are erfectly matched ad curret i would be zero. Practical circuits exhibit mismatch effect betwee the trasistors. For the differetial air show i Fig., the effect of a mismatch i the W/L ratios of M A ad M B, exressed as W L A W W, (7.a L L W W. (7.b L B L Effect of a mismatch ΔV betwee the two threshold voltages are described as V A = V + ΔV ad V B = V. Therefore, offset curret Δi ca be calculated as ( W / L V i I (8.a W / L VGS V where V GS is the gate-source voltage of the M A ad M B. The offset curret is extremely deeded o the biasig curret. Fig. idicates the roosed resistor usig two differetial airs. M ad M 4, M ad M 3 are geerated as differetial airs. All other trasistors act as curret mirror ijected biasig curret I. Usig (5, resistace value of the resistor will be exressed as ( V V R (9 i I k W/L where i = -i, because differetial airs are coected i symmetric. It is obvious that resistace value is easily tued by biasig curret I. Resistace value of the roosed circuit has chage with temerature. PTAT curret geerator as biasig curret of the roosed circuit ca be used for temerature comesatio. It is essetial for ultra-low-ower circuit realizatios [].

3 43 S. A. TEKİN, H. ERCAN, M. ALÇI, NOVEL LOW VOLTAGE CMOS CURRENT CONTROLLED FLOATING RESISTOR V DD M M M M 3 M 4 M 5 I i i V M M 3 V M M 4 M 5 M 6 M 7 M 8 M 9 Fig.. Floatig ositive resistor. -Vss All trasistors of this circuit are aimed to oerate i saturatio regio. M 8 ad M remai i the saturatio regio if the followig coditios are fulfilled: R ( V V. ( i I k W/L ( V DD V ( I i SS V M 8 ( I i M ( I M3 (.a Negative resistace is cotrolled by biasig curret i the same way with the ositive resistor. It is clear that the electroic adjustmet of the resistace is offered by this circuit. Creatig two differet kids of i a sigle circuit is oe of the advatages of the roosed circuit. ( V DD k V SS ( I ( W / L M ( I i M 8 V (.b where k = µ C ox is the trascoductace arameter of PMOS trasistors ad V DD, V SS are suly voltages. I order to remai M i the saturatio regio, the coditio is: ( V DD V V SS ( I i ( I M V M ( I additio, M ad M 4 act as a diode. Also, the defiitios i ( ad ( valid for the other trasistors geerated differetial air. It seems that this resistor circuit ca be oerated i saturatio regio if V DD + Vss > V DS,sat +V where V DS,sat is drai-to-source voltage for all trasistors of the circuits i the saturatio regio. The roosed ositive resistor i Fig. is easily able to be coverted to the egative resistor. A coectio is made betwee the drai of trasistor M ad gates of M 3 istead of M s gate. Additioally, the drai of M 4 is coected to the gate of M istead of M 4 s gate. I this istace, it is clear that i = -i. The defiitio of the egative resistace may be as follows: 3. Simulatio Results The roosed resistor was simulated by SPICE, owig to verify the theoretical aroaches. The SPICE model.35 μm CMOS arameter for NMOS ad PMOS is used i []. The suly voltage is ±.75 V. Asect ratio of the trasistors is give i Tab.. Fig. 3 shows iut differetial voltage versus iut curret of the simulated resistor. i (µa 4uA ua A -ua -4 Trasistor W/L M -M 4 /.7 M 5 -M 5 3/.7 Tab.. Asect ratio of the trasistors. -4uA -5mV -5mV V Vab 5mV 5mV -I(Vab V -V (mv Fig. 3. Curret / voltage characteristic of the roosed circuit.

4 RADIOENGINEERING, VOL., NO., JUNE 3 43 The biasig curret of the resistor is varied from 5 µa to 5 µa ste by ste. It is show that behavior of the resistor is highly liear betwee -5 mv ad +5 mv. The liearity of the roosed resistor deeds o the liear rage of the trascoductace amlifier which cosists of the differetial air. There are some circuit toologies exhibitig liear behavior i literature. But these circuits ca be cotrolled by voltage ad oerate at high suly voltage comarig with our roosed circuit []. Resistace value of the roosed resistor ca be easily tued by biasig curret of the circuit as show i Fig. 3. Frequecy resose of the circuit see i Fig. is show i Fig. 4. The variatio of the resistace magitude with frequecy for a biasig curret of 5 µa ad resistace value of.4 kω is illustrated i Fig values obtaied accordig to differet eak to eak iut voltages are reasoable values. Also, the total ower dissiatio of the roosed circuit is.4 mw. Comariso of the erformace arameters belogig to some circuits ad the roosed circuit is idicated i Tab.. Parameters This study [3] [] [4] Suly voltage ±.75 V ±.5 V ±.75 V ±3 V Iut rage ±5 mv ±5 mv ±3 mv ±5 mv Tuig rage.5kω-mω 5Ω-3kΩ kω-4kω 4kΩ-4MΩ THD Power dissiatio.9% (atmhz.4% (atmhz.8% (at 45 khz.4 mw 6. mw.54 mw - Badwidth.66 GHz 35 MHz - - % Resistace Magitude (db KHz db((v(4 khz KHz V(5 / I(Vab khz.mhz MHz Frequecy MHz MHz.GHz GHz GHz - Frequecy Fig. 4. Frequecy resose of the roosed circuit. The variatio of the total harmoic distortio with eak to eak iut voltage for I = 5 µa ad R =.4 kω is dislayed i Fig. 5. Whe the frequecies were icreased, it was foud that the roosed structure could be oerated with the 3dB badwidth of about.66 GHz. This circuit exhibits a good erformace i terms of the frequecy resose..8 Techology CMOS BJT FGMOS CMOS Negative resistace Yes No No Yes Floatig Yes Yes No Yes Tab.. Comarig of the active resistors erformace arameters. Whe Tab. is ivestigated, it is clear that the roosed circuit has some advatages. If the circuits are comared i terms of suly voltage, the roosed resistor ad the circuit i [] require a small suly voltage. Iut rage ad tuig rage of the roosed circuit are wider tha those of the circuit i []. Although the circuit i [4] has wide tuig rage, it uses high suly voltage cosiderig the roosed circuit. Havig a egative resistace is a imortat advatage for the roosed circuit. Also, frequecy erformace of the roosed resistor is elegat. 4. Badass Filter Alicatio As a alicatio, i order to demostrate the roosed resistor s caability, badass filter is used. Aforemetioed filter structure is see i Fig. 6. % THD.6.4. v i L C Proosed Resistor I v Peak to Peak Iut Voltage (mv Fig. 5. THD % versus iut voltage. The variatio of the THD with iut sigal amlitude for a biasig curret of 5 µa is illustrated i Fig. 5. The THD value is.9 % at 5 mv. It is show that THD Fig. 6. Electroically tuable badass filter. The circuit show i Fig. 6 cosists of a caacitor, iductor ad curret-cotrolled active resistor. The caacitace of the caacitor is.5 F ad iductace value is. mh. The ceter frequecy of the circuit deeds o L ad C values. The ceter frequecy is writte as

5 43 S. A. TEKİN, H. ERCAN, M. ALÇI, NOVEL LOW VOLTAGE CMOS CURRENT CONTROLLED FLOATING RESISTOR w. (3 LC The badwidth (BW of the filter ca be defied as R( I BW (4 L where it is obvious that BW is the fuctio of the roosed resistor. Also, the roosed resistor is defied as R(I i (4. The frequecy resose of the filter is show i Fig. 7. As show i Fig. 7 badwidth of the filter ca be easily adjust with chagig biasig curret of the roosed resistor. v / v i (db - I = µa I = =5 µa I =5 µa - MHz MHz MHz -.MHz MHz MHz db(v(4/v(vab Frequecy Fig. 7. Frequecy resose of the filter. 5. Coclusio I this work, low voltage CMOS based active resistor structure is roosed ad electroically tuable badass filter is tested as a alicatio. The roosed circuit has o assive comoets which are excellet for IC imlemetatios. I additio, the circuit has highly basic structure. The roosed circuit ad badass filter are simulated usig a Sice simulatio rogram ad to cofirm the theory their simulatio results are comared with the theoretical aroaches. The value of the roosed resistace ca be varied from.5 kω to MΩ, with excellet corresodece betwee the theoretical ad simulatio results by chagig the value of cotrol curret I. Also, the roosed circuit is required a low voltage as well as ±.75 V. It is worthy for low ower dissiatio. Resistace of the active resistor ca be obtaied either ositive or egative by usig differet coectio structures as it is idicated i Sectio. Dyamic rage of the resistor is wide as see i Fig. 3. Also, thaks to the wide tuig rage of the resistors, the roosed badass filter ca be alied i a very wide frequecy rage. Fially, such a tuable behavior of the roosed circuit is a attractive feature i geeral electroic circuit desigs ad the circuit is rather coveiet for low voltage IC realizatios of which result i decreasig of ower cosumtio. Refereces [] SENANI, R., SINGH, A., SINGH, V. K. A ew floatig curretcotrolled ositive resistace usig mixed trasliear cells. IEEE Trasactios o Circuits ad Systems II, 4, o. 5, [] KHAN, A., AHMED, M. T. Realisatio of tuable floatig resistors. Electroics Letters, 7th July 986, vol., o. 5, [3] BARTHELEMY, M., FABRE, A. A ew floatig cotrolled resistace oeratig i class AB. IEEE Trasactios o Circuits ad Systems I: Fudametal Theory ad Alicatios,, o. 47, [4] MANOLESCU, A., POPA, C. Low-voltage low-ower imroved liearity CMOS active resistor circuits. Aalog Itegrated Circuits ad Sigal Processig,, vol. 6, o. 3, [5] ERCAN, H., TEKIN, S. A., ALÇI, M. Voltage- ad curretcotrolled high CMRR istrumetatio amlifier usig CMOS curret coveyors. Turkish Joural of Electrical Egieerig & Comuter Scieces,, vol., o. 4, [6] TAJALLI, A., LEBLEBICI, Y., BRAUER, E. J. Imlemetig ultra-high-value floatig tuable CMOS resistors. Electroics Letters, 8, vol. 44, o. 5, [7] MAUNDY, B., GIFT, S., ARONHIME P. Practical voltage/curret-cotrolled grouded resistor with dyamic rage extesio. IET Circuits Devices Syst., 8, vol., o.,. 6. [8] LANGLOIS, P., TAYLOR, J., DEMOSTHENOUS, A. Realizatio of a simle high-value grouded liear resistace i CMOS techology. I Proceedigs of ESSCIRC. Greoble (Frace, 5, [9] KUSHIMA, M., INABA, M., TANNO, K., ISHIZUKA, O. Desig of a floatig ode voltage-cotrolled liear variable resistor circuit. I The 47th IEEE Iteratioal Midwest Symosium o Circuits ad Systems. 4,. 5. [] GUPTA, M., PANDEY, R. FGMOS based voltage-cotrolled grouded resistor. Radioegieerig,, vol. 9, o. 3,. 455 to 459. [] MAHMOUD, S. A. A low voltage CMOS floatig resistor. I ICEEC 4, Iteratioal Coferece o Electrical, Electroic ad Comuter Egieerig, 4, [] GUPTA, M., PANDEY, R. FGMOS based voltage-cotrolled resistor ad its alicatios. Microelectroics Joural,, vol. 4, o. 6, [3] ZOUAOUI-ABOUDA, H., FABRE, A. New high-value floatig cotrolled resistor i CMOS techology. IEEE Trasactios o Istrumetatio ad Measuremet, 6, vol. 55, o. 3,. 7 to. [4] RIEWRUJA, V., PETCHMANEELUMKA, W. Floatig curret cotrolled resistace coverters usig OTAs. Iteratioal Joural of Electroics ad Commuicatios, 8, vol. 6, [5] SAKURAI, S., ISMAIL, M. A CMOS square-law rogrammable floatig resistor ideedet o the threshold voltage. IEEE Trasact. o Circuits ad Systems II, 99, vol. 39,. 565 to 574. [6] ELWAN, H. O., MAHMOUD, S. A., SOLIMAN, A. M. CMOS voltage cotrolled floatig resistor. Iteratioal Joural of Electroics, 996, vol. 8, o. 5, [7] WANG, S., CHAWLA, V., HA, D. S., KIM, B. Low-voltage lowower.6 GHz quadrature sigal geeratio through stackig a trasformer-based VCO ad a divide-by-two. IEEE Trasactios o Circuits ad Systems I: Regular Paers,, vol. 59, o., [8] VALERO BERNAL, M. R., CELMA, S., MEDRANO, N., CALVO, B. A ultralow-ower low-voltage class-ab fully

6 RADIOENGINEERING, VOL., NO., JUNE differetial oam for log-life autoomous ortable equimet. IEEE Trasactios o Circuits ad Systems II: Exress Briefs,, vol. 59, o., [9] PAPANANOS, Y. E. Radio-Frequecy Microelectroic Circuits for Telecommuicatio Alicatios. Lodo, (UK: Kluwer Academic Publishers, 999. [] LAHIRI, A. New CMOS-based resistorless curret-mode firstorder all-ass filter usig oly te trasistors ad oe exteral caacitor. Radioegieerig,, vol., o. 3, [] MINAEI, S., YÜCE, E., ÇIÇEKOĞLU, O. ICCII based voltagemode filter with sigle iut ad six oututs emloyig grouded caacitors. Circuits Systems ad Sigal Processig, 6, vol. 5, o. 4, [] MAHMOUD, S. A., SOLIMAN, A. M. CMOS balaced outut trascoductor ad alicatios for aalog VLSI. Microelectroics Joural, 999, vol. 3, o., About Authors... Sezai Aler TEKIN was bor i Kayseri, Turkey. He received the B. Egieerig degree from Erciyes Uiversity, Kayseri, Turkey, i, his M.S. degree from Niğde Uiversity, Niğde, Turkey, i 5, ad his Ph.D. i Electrical ad Electroics Egieerig at Erciyes Uiversity, Kayseri, Turkey i. Sice 6, he has bee a member of academic staff with Erciyes Uiversity, Egieerig Faculty, Electrical ad Electroics Det., Kayseri, Turkey. His curret research iterests iclude free sace otics, curret mode circuits, curret coveyors, electroic circuit desig ad solar cells. Hamdi ERCAN received the B. Egieerig ad M.S. degrees from Erciyes Uiversity, Kayseri, Turkey, i 4 ad 7, resectively, all i Electroic Egieerig. He received the Ph.D. i Electrical ad Electroics Egieerig at Erciyes Uiversity, Kayseri, Turkey i. Sice 5, he has bee a member of academic staff with Erciyes Uiversity, Civil Aviatio School, Avioics Det., Kayseri, Turkey. His curret research iterests iclude curret mode circuits, curret coveyors ad electroic circuit desig. Mustafa ALCI was bor i Kayseri, Turkey, i 957. He graduated at the Electroic Det. of the Techology Faculty, Gazi Uiversity, Akara, i 979. The he received the B. Sc. degree from Erciyes Uiversity, Kayseri, i 983, M. Sc. degree from the Middle East Techical Uiversity, Akara, i 986 ad Ph.D. degree from Erciyes Uiversity, Kayseri, i 989, resectively, all i Electrical & Electroics Egieerig. Sice 979, he is a member of academic staff with Erciyes Uiversity Egieerig Faculty, Electroic Egieerig Det., Kayseri, Turkey. His curret research iterests iclude image rocessig, oise ad codig artifacts suressio, fuzzy systems, medical electroics, chaotic systems ad circuit desig.

ECE 2201 PRELAB 4A MOSFET SWITCHING APPLICATIONS. Digital CMOS Logic Inverter

ECE 2201 PRELAB 4A MOSFET SWITCHING APPLICATIONS. Digital CMOS Logic Inverter ECE 2201 PRELAB 4A MOSFET SWITCHING APPLICATIONS Digital CMOS Logic Iverter Had Aalysis P1. I the circuit of Fig. P41, estimate the roagatio delays t PLH ad t PHL usig the resistive switch model for each

More information

Research Article New Topologies of Lossless Grounded Inductor Using OTRA

Research Article New Topologies of Lossless Grounded Inductor Using OTRA Joural of Electrical ad omuter Egieerig Volume 2, Article ID 753, 6 ages doi:.55/2/753 Research Article New Toologies of Lossless Grouded Iductor Usig OTRA Rajeshwari Padey, Neeta Padey, Sajal K. Paul,

More information

High-Order CCII-Based Mixed-Mode Universal Filter

High-Order CCII-Based Mixed-Mode Universal Filter High-Order CCII-Based Mixed-Mode Uiversal Filter Che-Nog Lee Departmet of Computer ad Commuicatio Egieerig, Taipei Chegshih Uiversity of Sciece ad Techology, Taipei, Taiwa, R. O. C. Abstract This paper

More information

Physical Sciences For NET & SLET Exams Of UGC-CSIR. Part B and C. Volume-16. Contents

Physical Sciences For NET & SLET Exams Of UGC-CSIR. Part B and C. Volume-16. Contents Physical cieces For NET & LET Exams Of UC-CIR Part B ad C Volume-16 Cotets VI. Electroics 1.5 Field Effect evices 1 2.1 Otoelectroic evices 51 2.2 Photo detector 63 2.3 Light-Emittig iode (LE) 73 3.1 Oeratioal

More information

MCP1525/ V and 4.096V Voltage References. Features. Description. Applications. Temperature Drift. Typical Application Circuit.

MCP1525/ V and 4.096V Voltage References. Features. Description. Applications. Temperature Drift. Typical Application Circuit. MCP/.V ad.96v Voltage Refereces Features Precisio Voltage Referece Outut Voltages:.V ad.96v Iitial Accuracy: ±% (max.) Temerature Drift: ± m/ C (max.) Outut Curret Drive: ± ma Maximum Iut Curret: µa @

More information

DESIGN AVOLTAGE REFERENCE CIRCUIT WITHOUT USING BIPOLAR TRANSISTORS

DESIGN AVOLTAGE REFERENCE CIRCUIT WITHOUT USING BIPOLAR TRANSISTORS : 53-539 ISSN: 77 4998 DESIGN AOAGE REFERENCE CIRCUI IHOU USING BIPOAR RANSISORS EHSAN SHABANI, MAHDI PIRMORADIAN* : M Sc., Eslamshahr Brach, Islamic Azad Uiversity, ehra, Ira : Assistat Professor, Eslamshahr

More information

-RESEARCH ARTICLE- The impact transconductance parameter and threshold voltage of MOSFET s in static characteristics of CMOS inverter

-RESEARCH ARTICLE- The impact transconductance parameter and threshold voltage of MOSFET s in static characteristics of CMOS inverter NEScieces, 2017, 2 (3): 135-148 -RESEARCH ARTICLE- The imact trascoductace arameter ad threshold voltage of MOSFET s i static characteristics of CMOS iverter Milaim Zabeli 1, Nebi Caa 1, Myzafere Limai

More information

Revision: June 10, E Main Suite D Pullman, WA (509) Voice and Fax

Revision: June 10, E Main Suite D Pullman, WA (509) Voice and Fax 1.8.0: Ideal Oeratioal Amlifiers Revisio: Jue 10, 2010 215 E Mai Suite D Pullma, WA 99163 (509) 334 6306 Voice ad Fax Overview Oeratioal amlifiers (commoly abbreviated as o-ams) are extremely useful electroic

More information

Replacing MOSFETs with Single Electron Transistors (SET) to Reduce Power Consumption of an Inverter Circuit

Replacing MOSFETs with Single Electron Transistors (SET) to Reduce Power Consumption of an Inverter Circuit Vol:9, No:3, 015 Relacig MOSFETs with Sigle Electro Trasistors (SET) to Reduce Power Cosumtio of a Iverter Circuit Ahmed Shariful Alam, Abu Hea M. Mustafa Kamal, M. Abdul Rahma, M. Nasmus Sakib Kha Shabbir,

More information

(2) The MOSFET. Review of. Learning Outcome. (Metal-Oxide-Semiconductor Field Effect Transistor) 2.0) Field Effect Transistor (FET)

(2) The MOSFET. Review of. Learning Outcome. (Metal-Oxide-Semiconductor Field Effect Transistor) 2.0) Field Effect Transistor (FET) EEEB73 Electroics Aalysis & esig II () Review of The MOSFET (Metal-Oxide-Semicoductor Field Effect Trasistor) Referece: Neame, Chapter 3 ad Chapter 4 Learig Outcome Able to describe ad use the followig:

More information

Lecture 29: Diode connected devices, mirrors, cascode connections. Context

Lecture 29: Diode connected devices, mirrors, cascode connections. Context Lecture 9: Diode coected devices, mirrors, cascode coectios Prof J. S. Smith Cotext Today we will be lookig at more sigle trasistor active circuits ad example problems, ad the startig multi-stage amplifiers

More information

DIGITALLY TUNED SINUSOIDAL OSCILLATOR USING MULTIPLE- OUTPUT CURRENT OPERATIONAL AMPLIFIER FOR APPLICATIONS IN HIGH STABLE ACOUSTICAL GENERATORS

DIGITALLY TUNED SINUSOIDAL OSCILLATOR USING MULTIPLE- OUTPUT CURRENT OPERATIONAL AMPLIFIER FOR APPLICATIONS IN HIGH STABLE ACOUSTICAL GENERATORS Molecular ad Quatum Acoustics vol. 7, (6) 95 DGTALL TUNED SNUSODAL OSCLLATOR USNG MULTPLE- OUTPUT CURRENT OPERATONAL AMPLFER FOR APPLCATONS N HGH STABLE ACOUSTCAL GENERATORS Lesław TOPÓR-KAMŃSK Faculty

More information

A 5th order video band elliptic filter topology using OTRA based Fleischer Tow Biquad with MOS-C Realization

A 5th order video band elliptic filter topology using OTRA based Fleischer Tow Biquad with MOS-C Realization Natural ad Egieerig Scieces 44 olume 1, No. 2, 44-52, 2016 A 5th order video bad elliptic filter topology usig OTA based Fleischer Tow Biquad with MOS-C ealiatio Ahmet Gökçe 1*, Uğur Çam 2 1 Faculty of

More information

Performance Comparison of PI and P Compensation in DSP-Based Average-Current-Controlled Three-Phase Six-Switch Boost PFC Rectifier

Performance Comparison of PI and P Compensation in DSP-Based Average-Current-Controlled Three-Phase Six-Switch Boost PFC Rectifier This article has bee acceted for ublicatio i a future issue of this joural, but has ot bee fully edited. Cotet may chage rior to fial ublicatio. Citatio iformatio: DOI.9/TEL..38964, IEEE Trasactios o ower

More information

Lab 2: Common Source Amplifier.

Lab 2: Common Source Amplifier. epartet of Electrical ad Coputer Egieerig Fall 1 Lab : Coo Source plifier. 1. OBJECTIVES Study ad characterize Coo Source aplifier: Bias CS ap usig MOSFET curret irror; Measure gai of CS ap with resistive

More information

A new Power MOSFET Generation designed for Synchronous Rectification

A new Power MOSFET Generation designed for Synchronous Rectification A New Power MOSFET Geeratio desiged for Sychroous Rectificatio A ew Power MOSFET Geeratio desiged for Sychroous Rectificatio Keywords R. Siemieiec, C. Mößlacher, O. Blak, M. Rösch, M. Frak, M. Hutzler

More information

ELEC 350 Electronics I Fall 2014

ELEC 350 Electronics I Fall 2014 ELEC 350 Electroics I Fall 04 Fial Exam Geeral Iformatio Rough breakdow of topic coverage: 0-5% JT fudametals ad regios of operatio 0-40% MOSFET fudametals biasig ad small-sigal modelig 0-5% iodes (p-juctio

More information

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder R. W. Erickso Departmet of Electrical, Computer, ad Eergy Egieerig Uiversity of Colorado, Boulder 4.2.2. The Power MOSFET Gate Source Gate legths approachig oe micro p - p Cosists of may small ehacemetmode

More information

A New Basic Unit for Cascaded Multilevel Inverters with the Capability of Reducing the Number of Switches

A New Basic Unit for Cascaded Multilevel Inverters with the Capability of Reducing the Number of Switches Joural of Power Electroics, ol, o, pp 67-677, July 67 JPE --6 http://dxdoiorg/6/jpe67 I(Prit: 98-9 / I(Olie: 9-78 A ew Basic Uit for Cascaded Multi Iverters with the Capability of Reducig the umber of

More information

MEASUREMENT AND CONTORL OF TOTAL HARMONIC DISTORTION IN FREQUENCY RANGE 0,02-10KHZ.

MEASUREMENT AND CONTORL OF TOTAL HARMONIC DISTORTION IN FREQUENCY RANGE 0,02-10KHZ. ELECTRONICS 00 September, Sozopol, BLGARIA MEASREMENT AND CONTORL OF TOTAL HARMONIC DISTORTION IN FREQENCY RANGE 0,0-0KHZ. Plame Agelov Agelov Faculty for Computer Sciece, Egieerig ad Natural Studies,

More information

Microelectronics Journal

Microelectronics Journal Microelectroics Joural 4 () 6 3 Cotets lists available at ScieceDirect Microelectroics Joural joural homeage:.elsevier.com/locate/mejo ealiatio of electroically tuable voltage-mode/curret-mode quadrature

More information

ICM7213. One Second/One Minute Timebase Generator. Features. Description. Ordering Information. Pinout. August 1997

ICM7213. One Second/One Minute Timebase Generator. Features. Description. Ordering Information. Pinout. August 1997 August 997 Features Guarateed V Operatio Very Low Curret Cosumptio (Typ).... µa at V All Outputs TTL Compatible O Chip Oscillator Feedback Resistor Oscillator Requires Oly Exteral compoets: Fixed Capacitor,

More information

Design of FPGA- Based SPWM Single Phase Full-Bridge Inverter

Design of FPGA- Based SPWM Single Phase Full-Bridge Inverter Desig of FPGA- Based SPWM Sigle Phase Full-Bridge Iverter Afarulrazi Abu Bakar 1, *,Md Zarafi Ahmad 1 ad Farrah Salwai Abdullah 1 1 Faculty of Electrical ad Electroic Egieerig, UTHM *Email:afarul@uthm.edu.my

More information

Super J-MOS Low Power Loss Superjunction MOSFETs

Super J-MOS Low Power Loss Superjunction MOSFETs Low Power Loss Superjuctio MOSFETs Takahiro Tamura Mutsumi Sawada Takayuki Shimato ABSTRACT Fuji Electric has developed superjuctio MOSFETs with a optimized surface desig that delivers lower switchig.

More information

A New Space-Repetition Code Based on One Bit Feedback Compared to Alamouti Space-Time Code

A New Space-Repetition Code Based on One Bit Feedback Compared to Alamouti Space-Time Code Proceedigs of the 4th WSEAS It. Coferece o Electromagetics, Wireless ad Optical Commuicatios, Veice, Italy, November 0-, 006 107 A New Space-Repetitio Code Based o Oe Bit Feedback Compared to Alamouti

More information

Analysis and Simulation Modeling of Programmable Circuits Using Digital Potentiometers

Analysis and Simulation Modeling of Programmable Circuits Using Digital Potentiometers Aalysis ad Simulatio Modelig of Programmable Circuits Usig Digital Potetiometers Ivailo M Padiev Abstract I this aer a object of aalysis ad simulatio modelig are the basic rogrammable circuits usig CMOS

More information

EXPERIMENT 3 TRANSISTORS AMPLIFIERS

EXPERIMENT 3 TRANSISTORS AMPLIFIERS PH-315 XPRIMNT 3 TRANSISTORS AMPLIFIRS A. La Rosa I. PURPOS To familiarize with the characteristics of trasistors, how to roerly imlemet its D bias, ad illustrate its alicatio as small sigal amlifiers.

More information

Lecture 28: MOSFET as an Amplifier. Small-Signal Equivalent Circuit Models.

Lecture 28: MOSFET as an Amplifier. Small-Signal Equivalent Circuit Models. hites, EE 320 ecture 28 Page 1 of 7 ecture 28: MOSFET as a Amplifier. Small-Sigal Equivalet Circuit Models. As with the BJT, we ca use MOSFETs as AC small-sigal amplifiers. A example is the so-called coceptual

More information

THE AUTOMATED SYSTEM OF THE RHYTHM ANALYSIS IN THE EDUCATIONAL PROCESS OF A HIGHER EDUCATIONAL INSTITUTION ON THE BASIS OF APRIORISTIC DATA

THE AUTOMATED SYSTEM OF THE RHYTHM ANALYSIS IN THE EDUCATIONAL PROCESS OF A HIGHER EDUCATIONAL INSTITUTION ON THE BASIS OF APRIORISTIC DATA THE AUTOMATED SYSTEM OF THE RHYTHM ANALYSIS IN THE EDUCATIONAL PROCESS OF A HIGHER EDUCATIONAL INSTITUTION ON THE ASIS OF APRIORISTIC DATA Nicolae PELIN PhD, Associate Professor, Iformatio Techology Deartmet,

More information

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder R. W. Erickso Departmet of Electrical, Computer, ad Eergy Egieerig Uiversity of Colorado, Boulder Specific o-resistace R o as a fuctio of breakdow voltage V B Majority-carrier device: AARR #$ = kk μμ $

More information

Load Current Adaptive Control of a Monolithic CMOS DC/DC Converter for Dynamic Power Management

Load Current Adaptive Control of a Monolithic CMOS DC/DC Converter for Dynamic Power Management oad Curret Adatie Cotrol of a Moolithic CMOS DC/DC Coerter for Damic Power Maagemet ei-chi Su ad Yig-Yu Tzou, Member, IEEE Power Electroics Sstems & Chis ab., Adace Power Electroics Ceter, Deartmet of

More information

ISSN (Print) Research Article. *Corresponding author Oleksandr V. Lemeshko

ISSN (Print) Research Article. *Corresponding author Oleksandr V. Lemeshko Scholars Joural of Egieerig ad Techology (SJET) Sch. J. Eg. Tech., 06; 4(4):69-74 Scholars Academic ad Scietific Publisher (A Iteratioal Publisher for Academic ad Scietific Resources) www.sasublisher.com

More information

Current-Mode Resistorless SIMO Universal Filter and Four-Phase Quadrature Oscillator Jie Jin

Current-Mode Resistorless SIMO Universal Filter and Four-Phase Quadrature Oscillator Jie Jin World Academy of ciece, Eieeri ad echoloy teratioal Joural of Electrical, Comuter, Eeretic, Electroic ad Commuicatio Eieeri Vol:7, No:, 03 Curret-Mode Resistorless MO Uiversal Filter ad Four-Phase uadrature

More information

A GHz Constant KVCO Low Phase Noise LC-VCO and an Optimized Automatic Frequency Calibrator Applied in PLL Frequency Synthesizer

A GHz Constant KVCO Low Phase Noise LC-VCO and an Optimized Automatic Frequency Calibrator Applied in PLL Frequency Synthesizer A 4.6-5.6 GHz Costat KVCO Low Phase Noise LC-VCO ad a Optimized Automatic Frequecy Calibrator Applied i PLL Frequecy Sythesizer Hogguag Zhag, Pa Xue, Zhiliag Hog State Key Laboratory of ASIC & System Fuda

More information

Outline. Motivation. Analog Functional Testing in Mixed-Signal Systems. Motivation and Background. Built-In Self-Test Architecture

Outline. Motivation. Analog Functional Testing in Mixed-Signal Systems. Motivation and Background. Built-In Self-Test Architecture Aalog Fuctioal Testig i Mixed-Sigal s Jie Qi Dept. of Electrical & Computer Egieerig Aubur Uiversity Co-Advisors: Charles Stroud ad Foster Dai Outlie Motivatio ad Backgroud Built-I Self-Test Architecture

More information

Design of FPGA Based SPWM Single Phase Inverter

Design of FPGA Based SPWM Single Phase Inverter Proceedigs of MUCEET2009 Malaysia Techical Uiversities Coferece o Egieerig ad Techology Jue 20-22, 2009, MS Garde,Kuata, Pahag, Malaysia MUCEET2009 Desig of FPGA Based SPWM Sigle Phase Iverter Afarulrazi

More information

3. Error Correcting Codes

3. Error Correcting Codes 3. Error Correctig Codes Refereces V. Bhargava, Forward Error Correctio Schemes for Digital Commuicatios, IEEE Commuicatios Magazie, Vol 21 No1 11 19, Jauary 1983 Mischa Schwartz, Iformatio Trasmissio

More information

Chater 6 Bipolar Junction Transistor (BJT)

Chater 6 Bipolar Junction Transistor (BJT) hater 6 iolar Juctio Trasistor (JT) Xiula heg/shirla heg -5- vetio asic about JT veted i 948 by ardee, rattai ad Shockley i ell ab (First Trasistor) iolar oth tyes of carriers (electro ad hole) lay imortat

More information

Estimation of an L-G Fault Distance of an Underground Cable Using WNN

Estimation of an L-G Fault Distance of an Underground Cable Using WNN Iteratioal Joural of Scietific ad esearch Publicatios, Volume, Issue, February ISSN 5-353 Estimatio of a L-G Fault Distace of a Udergroud Cable Usig WNN Biswariya Chatteree Deartmet of Electrical Egieerig,

More information

A Simulated Data Analysis on the Interval Estimation for the Binomial Proportion P

A Simulated Data Analysis on the Interval Estimation for the Binomial Proportion P Joural of Educatioal Policy ad Etrereeurial Research (JEPER) www.iiste.org Vol., N0., October 0. P 77-8 A Simulated Data Aalysis o the Iterval Estimatio for the Biomial Proortio P Juge B. Guillea Advetist

More information

A Fast-Processing Modulation Strategy for Three-Phase Four-Leg Neutral-Point- Clamped Inverter Based on the Circuit-Level Decoupling Concept

A Fast-Processing Modulation Strategy for Three-Phase Four-Leg Neutral-Point- Clamped Inverter Based on the Circuit-Level Decoupling Concept Dowloaded from orbit.dtu.dk o: Aug 22, 2018 A Fast-Processig Modulatio Strategy for Three-Phase Four-Leg Neutral-Poit- Clamed Iverter Based o the Circuit-Level Decoulig Cocet Ghoreishy, Hoda; Zhag, Zhe;

More information

Comparative Analysis of Double Drift Region and Double Avalanche Region IMPATT Diodes

Comparative Analysis of Double Drift Region and Double Avalanche Region IMPATT Diodes Comarative Aalysis of Double Drift Regio ad Double Avalache Regio IMPATT Diodes ALEXANDER ZEMLIAK, ROQUE DE LA CRUZ Deartmet of Physics ad Mathematics Puebla Autoomous Uiversity Av. Sa Claudio y 8 Sur,

More information

Department of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Due on April 26, 2018 at 7:00 PM

Department of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Due on April 26, 2018 at 7:00 PM Departmet of Electrical ad omputer Egieerig, orell Uiersity EE 350: Microelectroics Sprig 08 Homework 0 Due o April 6, 08 at 7:00 PM Suggested Readigs: a) Lecture otes Importat Notes: ) MAKE SURE THAT

More information

4 Interactions of the Integrated System

4 Interactions of the Integrated System 4 Iteractios of the Itegrated System The dyamic behavior of a system ca be rereseted mathematically by state sace equatios,. Xi = AiXi + BiUi. Whe may such systems are coected to the dc bus, the order

More information

APPLICATION NOTE UNDERSTANDING EFFECTIVE BITS

APPLICATION NOTE UNDERSTANDING EFFECTIVE BITS APPLICATION NOTE AN95091 INTRODUCTION UNDERSTANDING EFFECTIVE BITS Toy Girard, Sigatec, Desig ad Applicatios Egieer Oe criteria ofte used to evaluate a Aalog to Digital Coverter (ADC) or data acquisitio

More information

CDS 270-2: Lecture 6-3 Optimum Receiver Design for Estimation over Wireless Links

CDS 270-2: Lecture 6-3 Optimum Receiver Design for Estimation over Wireless Links CDS 70-: Lecture 6-3 Otimum Receiver Desig for stimatio over Wireless Lis Goals: Yasami Mostofi May 5, 006 To uderstad imact of wireless commuicatio imairmets o estimatio over wireless To lear o-traditioal

More information

A Novel Small Signal Power Line Quality Measurement System

A Novel Small Signal Power Line Quality Measurement System IMTC 3 - Istrumetatio ad Measuremet Techology Coferece Vail, CO, USA, - May 3 A ovel Small Sigal Power Lie Quality Measuremet System Paul B. Crilly, Erik Leadro Boaldi, Levy Ely de Lacarda de Oliveira,

More information

Open Access Research on Pneumatic Servo Control for Double-Cylinder Collaborative Loading Based on Neural Network

Open Access Research on Pneumatic Servo Control for Double-Cylinder Collaborative Loading Based on Neural Network Sed Orders for Rerits to rerits@bethamsciece.ae 51 The Oe Electrical & Electroic Egieerig Joural, 014, 8, 51-51 Oe Access Research o Peumatic Servo Cotrol for Double-Cylider Collaborative Loadig Based

More information

Introduction to Electronic Devices

Introduction to Electronic Devices troductio to lectroic Devices, Fall 2006, Dr. D. Ki troductio to lectroic Devices (ourse Number 300331) Fall 2006 s Dr. Dietmar Ki Assistat Professor of lectrical gieerig formatio: htt://www.faculty.iubreme.de/dki/

More information

Lecture 3. OUTLINE PN Junction Diodes (cont d) Electrostatics (cont d) I-V characteristics Reverse breakdown Small-signal model

Lecture 3. OUTLINE PN Junction Diodes (cont d) Electrostatics (cont d) I-V characteristics Reverse breakdown Small-signal model Lecture 3 AOUCEMETS HW2 is osted, due Tu 9/11 TAs will hold their office hours i 197 Cory Prof. Liu s office hours are chaged to TuTh 12-1PM i 212/567 Cory EE15 accouts ca access EECS Widows Remote eskto

More information

Tehrani N Journal of Scientific and Engineering Research, 2018, 5(7):1-7

Tehrani N Journal of Scientific and Engineering Research, 2018, 5(7):1-7 Available olie www.jsaer.com, 2018, 5(7):1-7 Research Article ISSN: 2394-2630 CODEN(USA): JSERBR 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

More information

Summary of pn-junction (Lec )

Summary of pn-junction (Lec ) Lecture #12 OUTLNE iode aalysis ad applicatios cotiued The MOSFET The MOSFET as a cotrolled resistor Pich-off ad curret saturatio Chael-legth modulatio Velocity saturatio i a short-chael MOSFET Readig

More information

A Dual-Band Through-the-Wall Imaging Radar Receiver Using a Reconfigurable High-Pass Filter

A Dual-Band Through-the-Wall Imaging Radar Receiver Using a Reconfigurable High-Pass Filter JOURNAL OF ELECTROMAGNETIC ENGINEERING AND SCIENCE, VOL. 16, NO. 3, 164~168, JUL. 2016 http://dx.doi.org/10.5515/jkiees.2016.16.3.164 ISSN 2234-8395 (Olie) ISSN 2234-8409 (Prit) A Dual-Bad Through-the-Wall

More information

A Simplified Method for Phase Noise Calculation

A Simplified Method for Phase Noise Calculation Poster: T-18 Simplified Method for Phase Noise Calculatio Massoud Tohidia, li Fotowat hmady* ad Mahmoud Kamarei Uiversity of Tehra, *Sharif Uiversity of Techology, Tehra, Ira Outlie Itroductio Prelimiary

More information

1 Basics. a) Extended IGBT gate charge characteristic for gate control between V GG+ and V GGb) IGBT low-signal capacitances V GE [V] >V CE1 V CE2

1 Basics. a) Extended IGBT gate charge characteristic for gate control between V GG+ and V GGb) IGBT low-signal capacitances V GE [V] >V CE1 V CE2 V GE [V] V CE2 >V CE1 V GG+ 15 t 3 (V CE2 ) t 1 t 2 t 3 (V CE1 ) t 4 (V CE1 ) V CE1 V CE2 t 4 (V CE2 ) V GE(th) Q G- 0 Q G1 Q G2 250 Q G3 500 Q Gtot Q G [C] a) V GG- b) Figure 1.13 a) Exteded IGBT gate

More information

A 1.2V High Band-Width Analog Multiplier in 0.18µm CMOS Technology

A 1.2V High Band-Width Analog Multiplier in 0.18µm CMOS Technology Iteratioal Review of Electrical Egieerig (I.R.E.E.), Vol. 5, N. March-pril 00.V High Bad-Width alog Multiplier i 0.8µm CMOS Techology mir Ebrahimi, Hossei Miar Naimi bstract alog multiplier is a importat

More information

High presentation of current differencing transconductance amplifier and it s relevance in precision current-mode rectification

High presentation of current differencing transconductance amplifier and it s relevance in precision current-mode rectification High resetatio of curret differecig trascoductace amlifier ad it s relevace i recisio curret-mode rectificatio 1 Nidhi Pat, 2 Vishal Ramola 1 M.Tech studet, 2 Assistat Professor 1 VLS Desig, Faculty of

More information

A New 3-Bit Integrating Time to Digital Converter Using Time to Voltage Conversion Technique

A New 3-Bit Integrating Time to Digital Converter Using Time to Voltage Conversion Technique Bulleti of Eviromet, Pharmacology ad Life Scieces Bull. Ev. Pharmacol. Life Sci., ol 3 [11] October 2014:115-122 2014 Academy for Eviromet ad Life Scieces, dia Olie SSN 2277-1808 Joural s URL:http://www.bepls.com

More information

Enhanced LUT For Modified Distributed Arithematic Architecture - FIR Filter

Enhanced LUT For Modified Distributed Arithematic Architecture - FIR Filter N Vivek et al It. Joural of Egieerig Research ad Alics RESEARCH ARTICLE OPEN ACCESS Ehaced LT For Modified Distributed Arithematic Architecture - FIR Filter N Vivek*, Prof K Ausudha** *(Deartmet of Electroics

More information

Appendix B: Transistors

Appendix B: Transistors Aedix B: Trasistors Of course, the trasistor is the most imortat semicoductor device ad has eabled essetially all of moder solid-state electroics. However, as a matter of history, electroics bega with

More information

Delta- Sigma Modulator based Discrete Data Multiplier with Digital Output

Delta- Sigma Modulator based Discrete Data Multiplier with Digital Output K.Diwakar et al. / Iteratioal Joural of Egieerig ad echology (IJE Delta- Sigma Mulator based Discrete Data Multiplier with Digital Output K.Diwakar #,.ioth Kumar *2, B.Aitha #3, K.Kalaiarasa #4 # Departmet

More information

Laboratory Exercise 3: Dynamic System Response Laboratory Handout AME 250: Fundamentals of Measurements and Data Analysis

Laboratory Exercise 3: Dynamic System Response Laboratory Handout AME 250: Fundamentals of Measurements and Data Analysis Laboratory Exercise 3: Dyamic System Respose Laboratory Hadout AME 50: Fudametals of Measuremets ad Data Aalysis Prepared by: Matthew Beigto Date exercises to be performed: Deliverables: Part I 1) Usig

More information

Analysis and Optimization Design of Snubber Cricuit for Isolated DC-DC Converters in DC Power Grid

Analysis and Optimization Design of Snubber Cricuit for Isolated DC-DC Converters in DC Power Grid Aalysis ad Optimizatio Desig of Subber Cricuit for Isolated DC-DC Coverters i DC Power Grid Koji Orikawa Nagaoka Uiversity of Techology Nagaoka, Japa orikawa@st.agaokaut.ac.jp Ju-ichi Itoh Nagaoka Uiversity

More information

Network reliability analysis for 3G cellular topology design

Network reliability analysis for 3G cellular topology design Soglaaari J. Sci. Techol. 3 (3, 63-69, May - Ju. 00 Origial Article Networ reliability aalysis for 3G cellular toology desig Chutima Promma* ad Ealu Esoo School of Telecommuicatio Egieerig Suraaree Uiversity

More information

Application of Improved Genetic Algorithm to Two-side Assembly Line Balancing

Application of Improved Genetic Algorithm to Two-side Assembly Line Balancing 206 3 rd Iteratioal Coferece o Mechaical, Idustrial, ad Maufacturig Egieerig (MIME 206) ISBN: 978--60595-33-7 Applicatio of Improved Geetic Algorithm to Two-side Assembly Lie Balacig Ximi Zhag, Qia Wag,

More information

Control of Wind Energy Conversion Systems Based on the Modular Multilevel Matrix Converter

Control of Wind Energy Conversion Systems Based on the Modular Multilevel Matrix Converter See discussios, stats, ad author rofiles for this ublicatio at: htts://www.researchgate.et/ublicatio/318116961 Cotrol of Wid Eergy Coversio Systems Based o the Modular Multilevel Matrix Coverter Article

More information

A New Design of Log-Periodic Dipole Array (LPDA) Antenna

A New Design of Log-Periodic Dipole Array (LPDA) Antenna Joural of Commuicatio Egieerig, Vol., No., Ja.-Jue 0 67 A New Desig of Log-Periodic Dipole Array (LPDA) Atea Javad Ghalibafa, Seyed Mohammad Hashemi, ad Seyed Hassa Sedighy Departmet of Electrical Egieerig,

More information

AME50461 SERIES EMI FILTER HYBRID-HIGH RELIABILITY

AME50461 SERIES EMI FILTER HYBRID-HIGH RELIABILITY PD-94595A AME5046 SERIES EMI FILTER HYBRID-HIGH RELIABILITY Descriptio The AME Series of EMI filters have bee desiged to provide full compliace with the iput lie reflected ripple curret requiremet specified

More information

Optimal P/N Width Ratio Selection for Standard Cell Libraries

Optimal P/N Width Ratio Selection for Standard Cell Libraries Otimal P/N Width Ratio Selectio for Stadard Cell Libraries David S. Kug ad Ruchir Puri IBM T. J. Watso Research Ceter Yorktow Heights, NY 0598 ABSTRACT The effectiveess of logic sythesis to satisfy icreasigly

More information

A Series Compensation Technique for Enhancement of Power Quality Isolated Power System Venkateshwara Rao R K.Satish Babu

A Series Compensation Technique for Enhancement of Power Quality Isolated Power System Venkateshwara Rao R K.Satish Babu A Series Compesatio Techique for Ehacemet of Power Quality Isolated Power System ekateshwara Rao R K.Satish Babu PG Studet [P.E], Dept of EEE, DR & DR. H S MIC College of Tech, A.P, Idia Assistat Professor,

More information

HVIC Technologies for IPM

HVIC Technologies for IPM HVIC Techologies for IPM JONISHI, Akihiro AKAHANE, Masashi YAMAJI, Masaharu ABSTRACT A high voltage itegrated (HVIC), which is a gate driver IC with a high breakdow voltage, is oe of the key devices required

More information

Analysis and Design of LVTSCR-based EOS/ESD Protection Circuits for Burn-in Environment

Analysis and Design of LVTSCR-based EOS/ESD Protection Circuits for Burn-in Environment Aalysis ad Desig of LVTSCR-based EOS/ESD Protectio Circuits for Bur-i Eviromet O. Semeov, H. Sarbishaei ad M. Sachdev Det. of Electrical ad Comuter Egieerig, Uiversity of Waterloo, Waterloo, Caada NL 3G

More information

Performance of a Two-Stage Actively Damped LC Filter for GaN/SiC Motor Inverters

Performance of a Two-Stage Actively Damped LC Filter for GaN/SiC Motor Inverters Performace of a Two-Stage Actively Damed LC Filter for GaN/SiC Motor Iverters Fraz Maisliger, Has Ertl ad Laura Silika Istitute of Eergy Systems ad Electrical Drives, TU Wie 10 Viea, Austria Email: fraz.maisliger@tuwie.ac.at

More information

SEVEN-LEVEL THREE PHASE CASCADED H-BRIDGE INVERTER WITH A SINGLE DC SOURCE

SEVEN-LEVEL THREE PHASE CASCADED H-BRIDGE INVERTER WITH A SINGLE DC SOURCE SEVEN-LEVEL THREE PHASE CASCADED H-BRIDGE INVERTER WITH A SINGLE DC SOURCE T. Porselvi 1 ad Ragaath Muthu 1 Sri Sairam Egieerig College, Cheai, Idia SSN College of Egieerig, Cheai, Idia E-Mail: tporselvi@yahoo.com

More information

Start-up Procedure for DSP-Controlled Three-Phase Six-Switch Boost PFC Rectifier

Start-up Procedure for DSP-Controlled Three-Phase Six-Switch Boost PFC Rectifier This article has bee acceted for ublicatio i a future issue of this joural, but has ot bee fully edited. Cotet may chage rior to fial ublicatio. Citatio iformatio: DOI.9/TPEL.4.37, IEEE Trasactios o Power

More information

Tutorial 5: PLL, solutions

Tutorial 5: PLL, solutions TSE03 Itegrated Radio Frequecy Circuit 08 /6 Problem (9. Coure book) Tutorial 5: PLL, olutio Determie the cloed-loo trafer fuctio, the damig factor ζ, ad the atural frequecy ω for the frequecy-multilyig

More information

INCREASE OF STRAIN GAGE OUTPUT VOLTAGE SIGNALS ACCURACY USING VIRTUAL INSTRUMENT WITH HARMONIC EXCITATION

INCREASE OF STRAIN GAGE OUTPUT VOLTAGE SIGNALS ACCURACY USING VIRTUAL INSTRUMENT WITH HARMONIC EXCITATION XIX IMEKO World Cogress Fudametal ad Applied Metrology September 6, 9, Lisbo, Portugal INCREASE OF STRAIN GAGE OUTPUT VOLTAGE SIGNALS ACCURACY USING VIRTUAL INSTRUMENT WITH HARMONIC EXCITATION Dalibor

More information

Applying MOSFETs in Amplifier Design. Microelectronic Circuits, 7 th Edition Sedra/Smith Copyright 2010 by Oxford University Press, Inc.

Applying MOSFETs in Amplifier Design. Microelectronic Circuits, 7 th Edition Sedra/Smith Copyright 2010 by Oxford University Press, Inc. Applyig MOSFETs i Aplifier esig Microelectroic Circuits, 7 th Editio Sedra/Sith Copyright 010 by Oxford Uiersity Press, Ic. oltage Trasfer Characteristics (TC) i 1 k ( GS t ) S i R Microelectroic Circuits,

More information

Space-saving edge-termination structures for vertical charge compensation devices

Space-saving edge-termination structures for vertical charge compensation devices Sacesavig edgetermiatio structures for vertical charge comesatio devices R. Siemieiec INFINEON TECHNOLOGIES AUSTRIA AG Siemesstr. 2 A9500 Villach, Austria ralf.siemieiec@ifieo.com htt://www.ifieo.com F.

More information

AN ESTIMATION OF MULTILEVEL INVERTER FED INDUCTION MOTOR DRIVE

AN ESTIMATION OF MULTILEVEL INVERTER FED INDUCTION MOTOR DRIVE 9 IJRIC. All rights reserved. IJRIC www.ijric.org E-ISSN: 76-3336 AN ESTIMATION OF MULTILEVEL INVERTER FED INDUCTION MOTOR DRIVE K.RAMANI AND DR.A. KRISHNAN SMIEEE Seior Lecturer i the Departmet of EEE

More information

SEE 3263: ELECTRONIC SYSTEMS

SEE 3263: ELECTRONIC SYSTEMS SEE 3263: ELECTRONIC SYSTEMS Chapter 5: Thyristors 1 THYRISTORS Thyristors are devices costructed of four semicoductor layers (pp). Four-layer devices act as either ope or closed switches; for this reaso,

More information

Comparative Analysis of DDR and DAR IMPATT Diodes Frequency Characteristics

Comparative Analysis of DDR and DAR IMPATT Diodes Frequency Characteristics Recet Researches i Automatic Cotrol ad Electroics Comarative Aalsis of DDR ad DAR IMPATT Diodes Frequec Characteristics ALEXANDER ZEMLIAK,3, FERNANDO REYES 2, JAIME CID 2, SERGIO VERGARA 2 EVGENIY MACHUSSKIY

More information

A new family of highly linear CMOS transconductors based on the current tail differential pair

A new family of highly linear CMOS transconductors based on the current tail differential pair MEJ 552 Microelectronics Journal Microelectronics Journal 30 (1999) 753 767 A new family of highly linear CMOS transconductors based on the current tail differential air A.M. Ismail, S.K. ElMeteny, A.M.

More information

Performance analysis of NAND and NOR logic using 14nm technology node

Performance analysis of NAND and NOR logic using 14nm technology node Iteratioal Joural of Pure ad Applied Mathematics Volume 118 No. 18 2018, 4053-4060 ISSN: 1311-8080 (prited versio); ISSN: 1314-3395 (o-lie versio) url: http://www.ijpam.eu ijpam.eu Performace aalysis of

More information

Lecture 29: MOSFET Small-Signal Amplifier Examples.

Lecture 29: MOSFET Small-Signal Amplifier Examples. Whites, EE 30 Lecture 9 Page 1 of 8 Lecture 9: MOSFET Small-Sigal Amplifier Examples. We will illustrate the aalysis of small-sigal MOSFET amplifiers through two examples i this lecture. Example N9.1 (text

More information

By: Pinank Shah. Date : 03/22/2006

By: Pinank Shah. Date : 03/22/2006 By: Piak Shah Date : 03/22/2006 What is Strai? What is Strai Gauge? Operatio of Strai Gauge Grid Patters Strai Gauge Istallatio Wheatstoe bridge Istrumetatio Amplifier Embedded system ad Strai Gauge Strai

More information

A Wide-Beam Broadcasting Antenna Using a Curved Dipole on Reflector Plane

A Wide-Beam Broadcasting Antenna Using a Curved Dipole on Reflector Plane 1th WSEAS Iteratioal Coferece o COMMUNICATIONS, Heraklio, Greece, July 3-5, 8 A Wide-Beam Broadcastig Atea Usig a Curved Dipole o Reflector Plae RANGSAN WONGSAN School of Telecommuicatio Egieerig, Istitute

More information

Fingerprint Classification Based on Directional Image Constructed Using Wavelet Transform Domains

Fingerprint Classification Based on Directional Image Constructed Using Wavelet Transform Domains 7 Figerprit Classificatio Based o Directioal Image Costructed Usig Wavelet Trasform Domais Musa Mohd Mokji, Syed Abd. Rahma Syed Abu Bakar, Zuwairie Ibrahim 3 Departmet of Microelectroic ad Computer Egieerig

More information

Controller Design for Congestion Control: Some Comparative Studies

Controller Design for Congestion Control: Some Comparative Studies Cotroller Desig for Cogestio Cotrol: Some Comarative Studies Teresa Alvarez, Hector de las Heras, Javier eguera Abstract The cogestio cotrol roblem i data etworks is aalyzed here from the oit of view of

More information

Radar emitter recognition method based on AdaBoost and decision tree Tang Xiaojing1, a, Chen Weigao1 and Zhu Weigang1 1

Radar emitter recognition method based on AdaBoost and decision tree Tang Xiaojing1, a, Chen Weigao1 and Zhu Weigang1 1 Advaces i Egieerig Research, volume 8 d Iteratioal Coferece o Automatio, Mechaical Cotrol ad Computatioal Egieerig (AMCCE 7) Radar emitter recogitio method based o AdaBoost ad decisio tree Tag Xiaojig,

More information

Analysis of SDR GNSS Using MATLAB

Analysis of SDR GNSS Using MATLAB Iteratioal Joural of Computer Techology ad Electroics Egieerig (IJCTEE) Volume 5, Issue 3, Jue 2015 Aalysis of SDR GNSS Usig MATLAB Abstract This paper explais a software defied radio global avigatio satellite

More information

DATASHEET CD4047BMS. Features. Description. Monostable Multivibrator Features. Astable Multivibrator Features. Pinout.

DATASHEET CD4047BMS. Features. Description. Monostable Multivibrator Features. Astable Multivibrator Features. Pinout. CD7BMS CMOS Low-Power Moostable/Astable Multivibrator OBSOLETE PRODUCT NO RECOMMENDED REPLACEMENT cotact our Techical Suort Ceter at 1--INTERSIL or www.itersil.com/tsc DATASHEET FN3313 Rev. Features High

More information

INF 5460 Electronic noise Estimates and countermeasures. Lecture 11 (Mot 8) Sensors Practical examples

INF 5460 Electronic noise Estimates and countermeasures. Lecture 11 (Mot 8) Sensors Practical examples IF 5460 Electroic oise Estimates ad coutermeasures Lecture 11 (Mot 8) Sesors Practical examples Six models are preseted that "ca be geeralized to cover all types of sesors." amig: Sesor: All types Trasducer:

More information

Performances Evaluation of Reflectarray Antenna using Different Unit Cell Structures at 12GHz

Performances Evaluation of Reflectarray Antenna using Different Unit Cell Structures at 12GHz Idia Joural of Sciece ad Techology, Vol 9(46), DOI: 1.17485/ijst/216/v9i46/17146, December 216 ISSN (Prit) : 974-6846 ISSN (Olie) : 974-5645 Performaces Evaluatio of Reflectarray Atea usig Differet Uit

More information

High Speed Area Efficient Modulo 2 1

High Speed Area Efficient Modulo 2 1 High Speed Area Efficiet Modulo 2 1 1-Soali Sigh (PG Scholar VLSI, RKDF Ist Bhopal M.P) 2- Mr. Maish Trivedi (HOD EC Departmet, RKDF Ist Bhopal M.P) Adder Abstract Modular adder is oe of the key compoets

More information

A Heuristic Method: Differential Evolution for Harmonic Reduction in Multilevel Inverter System

A Heuristic Method: Differential Evolution for Harmonic Reduction in Multilevel Inverter System Iteratioal Joural of Computer ad Electrical Egieerig, Vol. 5, o. 5, October 013 A Heuristic Method: Differetial Evolutio for Harmoic Reductio i Multilevel Iverter System P. Jamua ad C. Christober Asir

More information

Overview of the Power Minimization Techniques Employed in the IBM PowerPC 4xx Embedded Controllers Anthony Correale, Jr.

Overview of the Power Minimization Techniques Employed in the IBM PowerPC 4xx Embedded Controllers Anthony Correale, Jr. Overview of the Power Miimizatio Techiques Emloyed i the IBM PowerPC 4xx Embedded Cotrollers Athoy Correale, Jr. Itroductio The eed for ower efficiet embedded cotrollers became obvious whe the exlosio

More information

Multilevel Inverter with Dual Reference Modulation Technique for Grid-Connected PV System

Multilevel Inverter with Dual Reference Modulation Technique for Grid-Connected PV System Multilevel Iverter with Dual Referece Modulatio Techique f Grid-Coected PV System N. A. Rahim, Sei Member, IEEE, J. Selvaraj Abstract This paper presets a sigle-phase five-level gridcoected PV iverter

More information

Design and Construction of a Three-phase Digital Energy Meter

Design and Construction of a Three-phase Digital Energy Meter Desig ad Costructio of a Three-phase Digital Eergy Meter D.P.Chadima, V.G.R.G. Jayawardae, E.A.E.H. Hemachadra, I.N.Jayasekera, H.V.L.Hasaraga, D.C. Hapuarachchi (chadima@elect.mrt.ac.lk, geethagaj@gmail.com,era.hem@gmail.com,ishaivaka@gmail.com,lahiru_hasaraga@yahoo.com,diya_elect.uom@gmail.com)

More information

Reducing Power Dissipation in Complex Digital Filters by using the Quadratic Residue Number System Λ

Reducing Power Dissipation in Complex Digital Filters by using the Quadratic Residue Number System Λ Reducig Power Dissipatio i Complex Digital Filters by usig the Quadratic Residue Number System Λ Agelo D Amora, Alberto Naarelli, Marco Re ad Gia Carlo Cardarilli Departmet of Electrical Egieerig Uiversity

More information