Performance analysis of NAND and NOR logic using 14nm technology node
|
|
- Ruby Hodge
- 5 years ago
- Views:
Transcription
1 Iteratioal Joural of Pure ad Applied Mathematics Volume 118 No , ISSN: (prited versio); ISSN: (o-lie versio) url: ijpam.eu Performace aalysis of NAND ad NOR logic usig 14m techology ode 1 Priyamaga Bhardwaj, 2 P. Uma Sathyakam, 3 M.Marimuthu ad 4 S.Balamuruga 1,2,3,4 SELECT, VIT Uiversity, Vellore 14. Abstract We carried out performace aalysis of NAND ad NOR logic gates at 14m techology ode, to fid out the propagatio delay ad the average power dissipatio as show by the cosidered gates. We have carried out the simulatios for iput voltages of 0.8, 0.6, 0.45, 0.3 ad 0.2 volts. We simulate the give gate coditios usig Silvaco SmartSPICE. The results show that i both of these logic gates whe the iput voltage is higher, we face more power cosumptio, but the propagatio delay is lesser. So for optimum performace, some midway combiatio ca be appropriately cosidered o a case-to-case basis. Key Words NAND logic, NOR logic, VLSI, propagatio delay, power dissipatio. 1. INTRODUCTION NAND ad NOR logic gates have bee i existece sice a few years ow, to aid i differet electrical ad electroics applicatios. Applicatios rage from simple academic ad research purposes, to heavy idustrial uses, to sesitive ad critical defese electroic eeds. Hece it becomes very importat that they are desiged, ad thereo utilized to give the most effective, cost-friedly ad efficiet performaces [4]. The logic gates are programmable at various techology odes such as 10m, 12m, 14m, 16m, 20m etc. For our research, we have cosidered the stadard 14m techology ode. I Sectio II, we have preseted the NAND gate desig ad the NOR gate desig based o which the SmartSPICE code was costructed. I Sectio III, we have provided the circuit validatio, which icludes the timig diagrams derived by applyig the values of the truth tables of the respective gates. I Sectio IV, we have carried out the performace aalysis of the circuits, which icludes the propagatio delay ad power dissipatio. This sectio also icludes the simulatio plots ad the tabulated readigs. Sectio V gives the cocludig remarks. 2. CIRCUIT DESIGN The Circuit Desig of the two gates i CMOS techology is cosidered, with M1 ad M2, M3 ad M4 deotig the NMOS ad PMOS gates respectively. The NAND Gate desig [10, 11, 12] cosidered is as follows: 4053
2 Iteratioal Joural of Pure ad Applied Mathematics Fig. 1 NAND Gate desig cosidered i this work. The NOR Gate desig cosidered [10, 12] is as follows: Fig. 2 NOR Gate desig cosidered i this work. The NAND ad NOR gates were hece costructed i the CMOS cofiguratio, ad the circuit desig variables which will later be used i costructig the SmartSPICE codes. 3.CIRCUIT VALIDATION By supplyig the truth table logic gate iputs i the simulatio, we obtai the timig diagrams for circuit validatio as follows: 4054
3 Iteratioal Joural of Pure ad Applied Mathematics Fig. 3 Output waveform of NOR gate Fig. 4 Output waveform of NAND gate The timig diagrams of the NAND ad NOR gates were hece obtaied by providig the logic gate truth table values, i plots havig time versus v(out) i the axes. 4.CIRCUIT ANALYSIS For the performace aalysis [5, 13] of the aforemetioed NAND ad NOR logic gates, we maily gauge them based o the propagatio delays show by them ad also the average power cosumed [6] by them. These gates are desiged usig trasistors. For simulatios o these gates, we have used SmartSPICE. We have supplied varyig iput voltages (V dd ) of 0.2V, 0.3V, 0.45V, 0.6V ad 0.8V, which has resulted i differet readigs of propagatio delays ad average power cosumed [11,14]. The SmartSPICE code for NAND gate was costructed as follows:.temp 27.param Supply=0.2.iclude '14fet_hp.lib'.iclude '14pfet_hp.lib'.optios post.global vdd gd vdd vdd gd 'supply' m1 out ia vdd vdd pfet l=3e-008 m2 out ib vdd vdd pfet l=3e-008 m3 out ia d gd fet l=3e-008 m4 d ib gd gd fet l=3e-008 va ia gd pulse(0 'supply' ) 4055
4 Iteratioal Joural of Pure ad Applied Mathematics vb ib gd pulse(0 'supply' ).tra 0.1s 90s.probe v(out).measure prop_delay + TRIG v(ia) VAL='Supply/2' RISE=1 + TARG v(out) VAL='Supply/2' FALL=1.measure output_power AVG power FROM=1 TO=10.ed The code for the NOR gate is:.temp 27.param Supply=0.3.iclude '14fet_hp.lib'.iclude '14pfet_hp.lib'.optios post.global vdd gd vdd vdd gd 'supply' m1 d ia vdd vdd pfet l=3e-008 m2 out ib d vdd pfet l=3e-008 m3 out ia gd gd fet l=3e-008 m4 out ib gd gd fet l=3e-008 va ia gd pulse(0 'supply' ) vb ib gd pulse(0 'supply' ).tra 0.1s 90s.probe v(out).measure prop_delay + TRIG v(ia) VAL='Supply/2' RISE=1 + TARG v(out) VAL='Supply/2' FALL=1.measure output_power AVG power FROM=1 TO=10.ed For eergizig the two logic gates to result i plots, we simulate the gates for ia vs. out ; while varyig the V dd i each case ad i the two differet logic gates. NAND Gate with 0.3V iput V dd [8]. Fig. 5 Plot for NAND gate with 0.3V iput V dd. 4056
5 Iteratioal Joural of Pure ad Applied Mathematics Fig. 6 Plot for NAND gate with 0.2V iput V dd. Fig. 7 Plot for NOR gate with 0.3V iput V dd. Fig. 8 Plot for NOR gate with 0.2V iput V dd. Also we obtai the various readigs of the propagatio delays ad average power cosumed [3,7] with a fixed techology ode & varyig V dd after simulatios; ad they are tabulated as follows: 4057
6 Iteratioal Joural of Pure ad Applied Mathematics TABLE I Performace factors of NOR Gate usig 14m techology ode Vd d Delay (ps) Average power (W) Remar ks , , , , ,20 Descriptio Glitch at fallig edge More glitch. TABLE II Performace factors of NAND Gate usig 14m techology ode V dd Delay Average Remar Descriptio (ps) power (W) ks , , , ,20 Glitch at fallig edge ,20 More glitch. It ca be see that as the iput voltage (V dd ) was decreased from 0.8V to 0.2V, the propagatio delays icreased expoetially for the two gates. But the average power cosumed decreased for both the gates. Our simulatios were doe cosiderig ambiet temperature as 27 C. We had also cosidered PTM High Performace (PTM_hp) [15]. 5.CONCLUSIONS I this paper we have doe the performace characteristics of the give two gates uder some imposed coditios. Cosiderig these coditios, the efficiecy of the assumed techology ode (14m) was calculated. Whe the Vdd was 0.3V for both the gates, glitches were observed at the fallig edges i the plots. Also at Vdd=0.2V, we experieced more glitch. So to strike a proper balace betwee the average power cosumed ad the propagatio delay experieced, some set of values midway has to be take ito cosideratio o a case-to-case basis[9]. Further scope lies i simulatig i differet temperatures, ad also takig ito cosideratio differet techology odes. Ad further simulatios ca be udertake for PTM Low Performace (PTM_lp) ad so o. REFERENCES [1] Chi, P., Su, J. ad Zhog, X., Aalysis ad Desig of High Performace ad Low Power Curret Mode Logic CMOS. [2] da Silva, D.N., Reis, A.I. ad Ribas, R.P., CMOS logic gate performace variability related to trasistor etwork arragemets. Microelectroics Reliability, 49(9), pp [3] Sakar, P.G. ad Udhayakumar, K., MOSFET-like CNFET based logic gate library for low-power applicatio: a comparative study. Joural of Semicoductors, 35(7), p
7 Iteratioal Joural of Pure ad Applied Mathematics [4] Hajare, R., Lakshmiarayaa, C., Sumath, S.C. ad Aish, A.R., 2015, December. Desig ad evaluatio of FiFET based digital circuits for high speed ICs. I Emergig Research i Electroics, Computer Sciece ad Techology (ICERECT), 2015 Iteratioal Coferece o (pp ). IEEE. [5] Vo Arim, K., Augedre, E., Pacha, C., Schulz, T., Sa, K.T., Bauer, F., Nackaerts, A., Rooyackers, R., Vadeweyer, T., Degroote, B. ad Collaert, N., 2007, Jue. A low-power multi-gate FET CMOS techology with 13.9 ps iverter delay, large-scale itegrated high performace digital circuits ad SRAM. I 2007 IEEE Symposium o VLSI Techology (pp ). IEEE. [6] Yag, W.B., Li, Y.Y. ad Lo, Y.L., 2014, April. Aalysis ad desig cosideratios of static CMOS logics uder process, voltage ad temperature variatio i 90m CMOS process. I Iformatio Sciece, Electroics ad Electrical Egieerig (ISEEE), 2014 Iteratioal Coferece o (Vol. 3, pp ). IEEE. [7] Gupta, P. ad Islam, A., 2014, February. Robustess study ad CNFET realizatio of optimal logic circuit for ultralow power applicatios. I Sigal Processig ad Itegrated Networks (SPIN), 2014 Iteratioal Coferece o (pp ). IEEE. [8] Bhuvaa, R., Prabhu, V. ad Bibi, M.R., Cotet Addressable Memory performace Aalysis usig NAND Structure FiFET. Global Joural of Pure ad Applied Mathematics, 12(1), pp [9] Gummalla, S., Subramaiam, A.R., Cao, Y. ad Chakrabarti, C., 2012, March. A aalytical approach to efficiet circuit variability aalysis i scaled CMOS desig. I Thirteeth Iteratioal Symposium o Quality Electroic Desig (ISQED) (pp ). IEEE. [10] Veugopal, R., Chakravarthi, S. ad Chidambaram, P.R., Desig of CMOS trasistors to maximize circuit FOM usig a coupled process ad mixed-mode simulatio methodology. IEEE electro device letters, 27(10), pp [11] Kim, S., Kwo, D.W., Kim, J.H., Park, E., Lee, J., Park, T., Lee, R. ad Park, B.G., 2016, Jue. MOSFET-TFET hybrid NAND/NOR cofiguratio for improved AC switchig performace. I Silico Naoelectroics Workshop (SNW), 2016 IEEE (pp ). IEEE. [12] Nadyala, V.R. ad Mahapatra, K.K., A Circuit Techique for Leakage Power reductio i CMOS VLSI Circuits. [13] Mahmoudi, H., Widbacher, T., Sverdlov, V. ad Selberherr, S., 2013, September. Performace aalysis ad compariso of two 1T/1MTJ-based logic gates. I 2013 Iteratioal Coferece o Simulatio of Semicoductor Processes ad Devices (SISPAD) (pp ). IEEE. [14] Raja, T., Agrawal, V.D. ad Bushell, M.L., Variable iput delay cmos logic for low power desig. IEEE trasactios o very large scale itegratio (VLSI) systems, 17(10), pp [15] [Available Olie] 4059
8 4060
High-Order CCII-Based Mixed-Mode Universal Filter
High-Order CCII-Based Mixed-Mode Uiversal Filter Che-Nog Lee Departmet of Computer ad Commuicatio Egieerig, Taipei Chegshih Uiversity of Sciece ad Techology, Taipei, Taiwa, R. O. C. Abstract This paper
More informationHigh Speed Area Efficient Modulo 2 1
High Speed Area Efficiet Modulo 2 1 1-Soali Sigh (PG Scholar VLSI, RKDF Ist Bhopal M.P) 2- Mr. Maish Trivedi (HOD EC Departmet, RKDF Ist Bhopal M.P) Adder Abstract Modular adder is oe of the key compoets
More informationDesign of FPGA Based SPWM Single Phase Inverter
Proceedigs of MUCEET2009 Malaysia Techical Uiversities Coferece o Egieerig ad Techology Jue 20-22, 2009, MS Garde,Kuata, Pahag, Malaysia MUCEET2009 Desig of FPGA Based SPWM Sigle Phase Iverter Afarulrazi
More informationSEVEN-LEVEL THREE PHASE CASCADED H-BRIDGE INVERTER WITH A SINGLE DC SOURCE
SEVEN-LEVEL THREE PHASE CASCADED H-BRIDGE INVERTER WITH A SINGLE DC SOURCE T. Porselvi 1 ad Ragaath Muthu 1 Sri Sairam Egieerig College, Cheai, Idia SSN College of Egieerig, Cheai, Idia E-Mail: tporselvi@yahoo.com
More informationAdiabatic Array Logic Design of 4x1 MUX and 8x1 MUX without Redundancy
Adiabatic Array Logic Desig of 4x1 MUX ad 8x1 MUX without Redudacy Shivagii 1, Yamii Verma 1, Ashwai Kumar PG Studet [VLSI Desig], Dept. of ECE, IGDTUW, Kashmere Gate, New Delhi, Idia 1 Professor, Dept.
More informationSurvey of Low Power Techniques for ROMs
Survey of Low Power Techiques for ROMs Edwi de Agel Crystal Semicoductor Corporatio P.O Box 17847 Austi, TX 78744 Earl E. Swartzlader, Jr. Departmet of Electrical ad Computer Egieerig Uiversity of Texas
More informationDesign of FPGA- Based SPWM Single Phase Full-Bridge Inverter
Desig of FPGA- Based SPWM Sigle Phase Full-Bridge Iverter Afarulrazi Abu Bakar 1, *,Md Zarafi Ahmad 1 ad Farrah Salwai Abdullah 1 1 Faculty of Electrical ad Electroic Egieerig, UTHM *Email:afarul@uthm.edu.my
More informationAnalysis and Optimization Design of Snubber Cricuit for Isolated DC-DC Converters in DC Power Grid
Aalysis ad Optimizatio Desig of Subber Cricuit for Isolated DC-DC Coverters i DC Power Grid Koji Orikawa Nagaoka Uiversity of Techology Nagaoka, Japa orikawa@st.agaokaut.ac.jp Ju-ichi Itoh Nagaoka Uiversity
More informationPerformance Analysis of Channel Switching with Various Bandwidths in Cognitive Radio
Performace Aalysis of Chael Switchig with Various Badwidths i Cogitive Radio Po-Hao Chag, Keg-Fu Chag, Yu-Che Che, ad Li-Kai Ye Departmet of Electrical Egieerig, Natioal Dog Hwa Uiversity, 1,Sec.2, Da-Hsueh
More informationICM7213. One Second/One Minute Timebase Generator. Features. Description. Ordering Information. Pinout. August 1997
August 997 Features Guarateed V Operatio Very Low Curret Cosumptio (Typ).... µa at V All Outputs TTL Compatible O Chip Oscillator Feedback Resistor Oscillator Requires Oly Exteral compoets: Fixed Capacitor,
More informationhi-rel and space product screening MicroWave Technology
hi-rel ad space product screeig A MicroWave Techology IXYS Compay High-Reliability ad Space-Reliability Screeig Optios Space Qualified Low Noise Amplifiers Model Pkg Freq Liear Gai New (GHz) Gai Fitess
More information(2) The MOSFET. Review of. Learning Outcome. (Metal-Oxide-Semiconductor Field Effect Transistor) 2.0) Field Effect Transistor (FET)
EEEB73 Electroics Aalysis & esig II () Review of The MOSFET (Metal-Oxide-Semicoductor Field Effect Trasistor) Referece: Neame, Chapter 3 ad Chapter 4 Learig Outcome Able to describe ad use the followig:
More informationApplication of Improved Genetic Algorithm to Two-side Assembly Line Balancing
206 3 rd Iteratioal Coferece o Mechaical, Idustrial, ad Maufacturig Egieerig (MIME 206) ISBN: 978--60595-33-7 Applicatio of Improved Geetic Algorithm to Two-side Assembly Lie Balacig Ximi Zhag, Qia Wag,
More informationDesign and Implementation of Vedic Algorithm using Reversible Logic Gates
www.ijecs.i Iteratioal Joural Of Egieerig Ad Computer Sciece ISSN: 2319-7242 Volume 4 Issue 8 Aug 2015, Page No. 13734-13738 Desig ad Implemetatio of Vedic Algorithm usig Reversible Logic s Hemagi P.Patil
More informationA New Space-Repetition Code Based on One Bit Feedback Compared to Alamouti Space-Time Code
Proceedigs of the 4th WSEAS It. Coferece o Electromagetics, Wireless ad Optical Commuicatios, Veice, Italy, November 0-, 006 107 A New Space-Repetitio Code Based o Oe Bit Feedback Compared to Alamouti
More informationA New 3-Bit Integrating Time to Digital Converter Using Time to Voltage Conversion Technique
Bulleti of Eviromet, Pharmacology ad Life Scieces Bull. Ev. Pharmacol. Life Sci., ol 3 [11] October 2014:115-122 2014 Academy for Eviromet ad Life Scieces, dia Olie SSN 2277-1808 Joural s URL:http://www.bepls.com
More informationCompound Controller for DC Motor Servo System Based on Inner-Loop Extended State Observer
BULGARIAN ACADEMY OF SCIENCES CYBERNETICS AND INFORMATION TECHNOLOGIES Volume 6, No 5 Special Issue o Applicatio of Advaced Computig ad Simulatio i Iformatio Systems Sofia 06 Prit ISSN: 3-970; Olie ISSN:
More informationDIGITALLY TUNED SINUSOIDAL OSCILLATOR USING MULTIPLE- OUTPUT CURRENT OPERATIONAL AMPLIFIER FOR APPLICATIONS IN HIGH STABLE ACOUSTICAL GENERATORS
Molecular ad Quatum Acoustics vol. 7, (6) 95 DGTALL TUNED SNUSODAL OSCLLATOR USNG MULTPLE- OUTPUT CURRENT OPERATONAL AMPLFER FOR APPLCATONS N HGH STABLE ACOUSTCAL GENERATORS Lesław TOPÓR-KAMŃSK Faculty
More informationRadar emitter recognition method based on AdaBoost and decision tree Tang Xiaojing1, a, Chen Weigao1 and Zhu Weigang1 1
Advaces i Egieerig Research, volume 8 d Iteratioal Coferece o Automatio, Mechaical Cotrol ad Computatioal Egieerig (AMCCE 7) Radar emitter recogitio method based o AdaBoost ad decisio tree Tag Xiaojig,
More informationAnalysis of SDR GNSS Using MATLAB
Iteratioal Joural of Computer Techology ad Electroics Egieerig (IJCTEE) Volume 5, Issue 3, Jue 2015 Aalysis of SDR GNSS Usig MATLAB Abstract This paper explais a software defied radio global avigatio satellite
More informationDelta- Sigma Modulator with Signal Dependant Feedback Gain
Delta- Sigma Modulator with Sigal Depedat Feedback Gai K.Diwakar #1 ad V.Vioth Kumar *2 # Departmet of Electroics ad Commuicatio Egieerig * Departmet of Electroics ad Istrumetatio Egieerig Vel Tech Uiversity,Cheai,
More informationSummary of pn-junction (Lec )
Lecture #12 OUTLNE iode aalysis ad applicatios cotiued The MOSFET The MOSFET as a cotrolled resistor Pich-off ad curret saturatio Chael-legth modulatio Velocity saturatio i a short-chael MOSFET Readig
More informationA 5th order video band elliptic filter topology using OTRA based Fleischer Tow Biquad with MOS-C Realization
Natural ad Egieerig Scieces 44 olume 1, No. 2, 44-52, 2016 A 5th order video bad elliptic filter topology usig OTA based Fleischer Tow Biquad with MOS-C ealiatio Ahmet Gökçe 1*, Uğur Çam 2 1 Faculty of
More informationAN ESTIMATION OF MULTILEVEL INVERTER FED INDUCTION MOTOR DRIVE
9 IJRIC. All rights reserved. IJRIC www.ijric.org E-ISSN: 76-3336 AN ESTIMATION OF MULTILEVEL INVERTER FED INDUCTION MOTOR DRIVE K.RAMANI AND DR.A. KRISHNAN SMIEEE Seior Lecturer i the Departmet of EEE
More informationLab 2: Common Source Amplifier.
epartet of Electrical ad Coputer Egieerig Fall 1 Lab : Coo Source plifier. 1. OBJECTIVES Study ad characterize Coo Source aplifier: Bias CS ap usig MOSFET curret irror; Measure gai of CS ap with resistive
More informationCONTROLLING FREQUENCY INFLUENCE ON THE OPERATION OF SERIAL THYRISTOR RLC INVERTERS
EETRONIS - September, Sozopol, BUGARIA ONTROING FREQUENY INFUENE ON THE OPERATION OF SERIA THYRISTOR R INVERTERS Evgeiy Ivaov Popov, iliya Ivaova Pideva, Borislav Nikolaev Tsakovski Departmet of Power
More informationA New Design of Log-Periodic Dipole Array (LPDA) Antenna
Joural of Commuicatio Egieerig, Vol., No., Ja.-Jue 0 67 A New Desig of Log-Periodic Dipole Array (LPDA) Atea Javad Ghalibafa, Seyed Mohammad Hashemi, ad Seyed Hassa Sedighy Departmet of Electrical Egieerig,
More informationR. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder
R. W. Erickso Departmet of Electrical, Computer, ad Eergy Egieerig Uiversity of Colorado, Boulder Specific o-resistace R o as a fuctio of breakdow voltage V B Majority-carrier device: AARR #$ = kk μμ $
More informationA Heuristic Method: Differential Evolution for Harmonic Reduction in Multilevel Inverter System
Iteratioal Joural of Computer ad Electrical Egieerig, Vol. 5, o. 5, October 013 A Heuristic Method: Differetial Evolutio for Harmoic Reductio i Multilevel Iverter System P. Jamua ad C. Christober Asir
More informationOutline. Motivation. Analog Functional Testing in Mixed-Signal Systems. Motivation and Background. Built-In Self-Test Architecture
Aalog Fuctioal Testig i Mixed-Sigal s Jie Qi Dept. of Electrical & Computer Egieerig Aubur Uiversity Co-Advisors: Charles Stroud ad Foster Dai Outlie Motivatio ad Backgroud Built-I Self-Test Architecture
More informationAME50461 SERIES EMI FILTER HYBRID-HIGH RELIABILITY
PD-94595A AME5046 SERIES EMI FILTER HYBRID-HIGH RELIABILITY Descriptio The AME Series of EMI filters have bee desiged to provide full compliace with the iput lie reflected ripple curret requiremet specified
More informationdoi: info:doi/ /ifeec
doi: ifo:doi/1.119/ifeec.17.799153 Trasformer Desig Difficulties of Curret Resoat Coverter for High Power Desity ad Wide Iput ltage Rage Toshiyuki Zaitsu Embedded System Research Ceter Omro Corporatio
More informationDepartment of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Due on April 26, 2018 at 7:00 PM
Departmet of Electrical ad omputer Egieerig, orell Uiersity EE 350: Microelectroics Sprig 08 Homework 0 Due o April 6, 08 at 7:00 PM Suggested Readigs: a) Lecture otes Importat Notes: ) MAKE SURE THAT
More informationECE5461: Low Power SoC Design. Tae Hee Han: Semiconductor Systems Engineering Sungkyunkwan University
ECE5461: Low Power SoC Desig Tae Hee Ha: tha@skku.edu Semicoductor Systems Egieerig Sugkyukwa Uiversity Low Power SRAM Issue 2 Role of Memory i ICs Memory is very importat Focus i this lecture is embedded
More informationHistory and Advancement of the Family of Log Periodic Toothed Planer Microstrip Antenna
Joural of Electromagetic Aalysis ad Applicatios, 2011, 3, 242-247 doi:10.4236/jemaa.2011.36039 Published Olie Jue 2011 (http://www.scirp.org/joural/jemaa) History ad Advacemet of the Family of Log Periodic
More informationDelta- Sigma Modulator based Discrete Data Multiplier with Digital Output
K.Diwakar et al. / Iteratioal Joural of Egieerig ad echology (IJE Delta- Sigma Mulator based Discrete Data Multiplier with Digital Output K.Diwakar #,.ioth Kumar *2, B.Aitha #3, K.Kalaiarasa #4 # Departmet
More informationAME28461 SERIES EMI FILTER HYBRID-HIGH RELIABILITY
PD-94597A AME28461 SERIES EMI FILTER HYBRID-HIGH RELIABILITY Descriptio The AME Series of EMI filters have bee desiged to provide full compliace with the iput lie reflected ripple curret requiremet specified
More informationBANDWIDTH AND GAIN ENHANCEMENT OF MULTIBAND FRACTAL ANTENNA BASED ON THE SIERPINSKI CARPET GEOMETRY
ISSN: 2229-6948(ONLINE) DOI: 10.21917/ijct.2013.0095 ICTACT JOURNAL ON COMMUNICATION TECHNOLOGY, MARCH 2013, VOLUME: 04, ISSUE: 01 BANDWIDTH AND GAIN ENHANCEMENT OF MULTIBAND FRACTAL ANTENNA BASED ON THE
More informationA New Basic Unit for Cascaded Multilevel Inverters with the Capability of Reducing the Number of Switches
Joural of Power Electroics, ol, o, pp 67-677, July 67 JPE --6 http://dxdoiorg/6/jpe67 I(Prit: 98-9 / I(Olie: 9-78 A ew Basic Uit for Cascaded Multi Iverters with the Capability of Reducig the umber of
More informationBy: Pinank Shah. Date : 03/22/2006
By: Piak Shah Date : 03/22/2006 What is Strai? What is Strai Gauge? Operatio of Strai Gauge Grid Patters Strai Gauge Istallatio Wheatstoe bridge Istrumetatio Amplifier Embedded system ad Strai Gauge Strai
More informationISSN 075-47. : (7) 014 61.371.3.,. (.. ),. (..,.),. E-mail: shramko.adezhda@mail.ru, igor.molokovskiy@gmail.com.,,,,. :,,,,,.,,...,.. []: ; -, ;.,,., ( ),.. : 1) ; ),,.,..,,.. 156 ISSN 075-47. : (7) 014,,.
More informationNovel Modeling Techniques for RTL Power Estimation
Novel Modelig Techiques for RTL Power Estimatio Michael Eierma Walter Stechele Istitute for Itegrated Circuits Istitute for Itegrated Circuits Techical Uiversity of Muich Techical Uiversity of Muich Arcisstr.
More informationKey words: ZVT, Synchronous buck converter, soft switching, Losses, Efficiency.
Volume 3, Issue 5, May 2013 ISSN: 2277 128X Iteratioal Joural of Advaced Research i Computer Sciece ad Software Egieerig Research Paper Available olie at: www.ijarcsse.com Implemetatio of modified sychroous
More informationLecture 28: MOSFET as an Amplifier. Small-Signal Equivalent Circuit Models.
hites, EE 320 ecture 28 Page 1 of 7 ecture 28: MOSFET as a Amplifier. Small-Sigal Equivalet Circuit Models. As with the BJT, we ca use MOSFETs as AC small-sigal amplifiers. A example is the so-called coceptual
More informationWind effect on Hyperbolic RCC Cooling Tower
Iteratioal Joural of Curret Egieerig ad Techology E-ISSN 77 46, P-ISSN 47 6 INPRESSCO, All Rights Reserved Available at http://ipressco.com/category/ijcet Research Article Wid effect o Hyperbolic RCC Tower
More informationNovel pseudo random number generation using variant logic framework
Edith Cowa Uiversity Research Olie Iteratioal Cyber Resiliece coferece Cofereces, Symposia ad Campus Evets 011 Novel pseudo radom umber geeratio usig variat logic framework Jeffrey Zheg Yua Uiversity,
More informationJoint Power Allocation and Beamforming for Cooperative Networks
It. J. Commuicatios, etwork ad System Scieces,, 4, 447-45 doi:.436/ijcs..4753 Published Olie July (http://www.scirp.org/joural/ijcs) Joit Power Allocatio ad Beamformig for Cooperative etworks Sodes Maadi,,
More informationHIGH PERFORMANCE OFF-LINE SMPS POWER CONVERTER. 10 Pieces (Min. Order) 1 Piece (Min. Order) US $ Piece. Shenzhen Top Source Tec
HIGH PERFORMANCE OFF-LINE SMPS POWER CONVERTER dip-8 _ sop 7 2018/2/14 _ 5:53 sop 7 dip-8 FEATURES Itegrated 700V Power Trasistor Dip-7, Dip-7 Suppliers ad Maufacturers at Alibaba.com Output Power 12W
More informationCombined Scheme for Fast PN Code Acquisition
13 th Iteratioal Coferece o AEROSPACE SCIENCES & AVIATION TECHNOLOGY, ASAT- 13, May 6 8, 009, E-Mail: asat@mtc.edu.eg Military Techical College, Kobry Elkobbah, Cairo, Egypt Tel : +(0) 4059 4036138, Fax:
More informationReducing Power Dissipation in Complex Digital Filters by using the Quadratic Residue Number System Λ
Reducig Power Dissipatio i Complex Digital Filters by usig the Quadratic Residue Number System Λ Agelo D Amora, Alberto Naarelli, Marco Re ad Gia Carlo Cardarilli Departmet of Electrical Egieerig Uiversity
More informationFingerprint Classification Based on Directional Image Constructed Using Wavelet Transform Domains
7 Figerprit Classificatio Based o Directioal Image Costructed Usig Wavelet Trasform Domais Musa Mohd Mokji, Syed Abd. Rahma Syed Abu Bakar, Zuwairie Ibrahim 3 Departmet of Microelectroic ad Computer Egieerig
More informationImplementation of Fuzzy Multiple Objective Decision Making Algorithm in a Heterogeneous Mobile Environment
Implemetatio of Fuzzy Multiple Objective Decisio Makig Algorithm i a Heterogeeous Mobile Eviromet P.M.L. ha, Y.F. Hu, R.E. Sheriff, Departmet of Electroics ad Telecommuicatios Departmet of yberetics, Iteret
More informationR. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder
R. W. Erickso Departmet of Electrical, Computer, ad Eergy Egieerig Uiversity of Colorado, Boulder 4.2.2. The Power MOSFET Gate Source Gate legths approachig oe micro p - p Cosists of may small ehacemetmode
More informationData Mining of Bayesian Networks to Select Fusion Nodes from Wireless Sensor Networks
www.ijcsi.org http://dx.doi.org/10.20943/01201604.1115 11 Data Miig of Bayesia Networks to Select Fusio Nodes from Wireless Networks Yee Mig Che 1 Chi-Shu Hsueh 2 Chu-Kai Wag 3 1,3 Departmet of Idustrial
More informationFault Diagnosis in Rolling Element Bearing Using Filtered Vibration and Acoustic Signal
Volume 8 o. 8 208, 95-02 ISS: 3-8080 (prited versio); ISS: 34-3395 (o-lie versio) url: http://www.ijpam.eu ijpam.eu Fault Diagosis i Rollig Elemet Usig Filtered Vibratio ad Acoustic Sigal Sudarsa Sahoo,
More informationIntroduction to CPM-OFDM: An Energy Efficient Multiple Access Transmission Scheme
Joural of Commuicatio ad Computer 1 (015) 37-43 doi: 10.1765/1548-7709/015.01.007 D DAVID PUBLISHING Itroductio to CPM-OFDM: A Eergy Efficiet Multiple Access Trasmissio Scheme Mohammad Irfa, Sag Hoo Lee
More informationHEXFET MOSFET TECHNOLOGY
PD - 91290C POWER MOSFET THRU-HOLE (TO-257AA) IRFY340C,IRFY340CM 400V, N-CHANNEL HEXFET MOSFET TECHNOLOGY Product Summary Part Number RDS(o) ID Eyelets IRFY340C 0.55 Ω 8.7A Ceramic IRFY340CM 0.55 Ω 8.7A
More informationPerformances Evaluation of Reflectarray Antenna using Different Unit Cell Structures at 12GHz
Idia Joural of Sciece ad Techology, Vol 9(46), DOI: 1.17485/ijst/216/v9i46/17146, December 216 ISSN (Prit) : 974-6846 ISSN (Olie) : 974-5645 Performaces Evaluatio of Reflectarray Atea usig Differet Uit
More informationData Acquisition System for Electric Vehicle s Driving Motor Test Bench Based on VC++ *
Available olie at www.sciecedirect.com Physics Procedia 33 (0 ) 75 73 0 Iteratioal Coferece o Medical Physics ad Biomedical Egieerig Data Acquisitio System for Electric Vehicle s Drivig Motor Test Bech
More informationPROJECT #2 GENERIC ROBOT SIMULATOR
Uiversity of Missouri-Columbia Departmet of Electrical ad Computer Egieerig ECE 7330 Itroductio to Mechatroics ad Robotic Visio Fall, 2010 PROJECT #2 GENERIC ROBOT SIMULATOR Luis Alberto Rivera Estrada
More informationCFAR DETECTION IN MIMO RADARS USING FUZZY FUSION RULES IN HOMOGENEOUS BACKGROUND
CFAR DETECTION IN MIMO RADARS USING FUZZY FUSION RULES IN HOMOGENEOUS BACKGROUND Faycal Khaldi 1 ad Faouzi Soltai 2 1,2 Départemet d électroique, Uiversité des Frères Metouri Costatie Costatie 25, Algeria
More informationTHE CURRENT trend of wireless communication systems
570 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 56, NO. 7, JULY 009 Power-Aware Multibad Multistadard CMOS Receiver System-Level Budgetig Mohamed El-Nozahi, Studet Member, IEEE,
More informationReduction of Harmonic in a Multilevel Inverter Using Optimized Selective Harmonic Elimination Approach
ISSN (Olie) : 2319-8753 ISSN (Prit) : 2347-6710 Iteratioal Joural of Iovative Research i Sciece, Egieerig ad Techology Volume 3, Special Issue 3, March 2014 2014 Iteratioal Coferece o Iovatios i Egieerig
More informationChapter 3 Digital Logic Structures
Copyright The McGraw-HillCompaies, Ic. Permissio required for reproductio or display. Computig Layers Chapter 3 Digital Logic Structures Problems Algorithms Laguage Istructio Set Architecture Microarchitecture
More informationDesign and Construction of a Three-phase Digital Energy Meter
Desig ad Costructio of a Three-phase Digital Eergy Meter D.P.Chadima, V.G.R.G. Jayawardae, E.A.E.H. Hemachadra, I.N.Jayasekera, H.V.L.Hasaraga, D.C. Hapuarachchi (chadima@elect.mrt.ac.lk, geethagaj@gmail.com,era.hem@gmail.com,ishaivaka@gmail.com,lahiru_hasaraga@yahoo.com,diya_elect.uom@gmail.com)
More informationHEXFET MOSFET TECHNOLOGY
PD - 91555A POWER MOSFET SURFACE MOUNT (SMD-1) IRFNG40 1000V, N-CHANNEL HEXFET MOSFET TECHNOLOGY Product Summary Part Number RDS(o) ID IRFNG40 3.5Ω 3.9A HEXFET MOSFET techology is the key to Iteratioal
More informationFPGA Implementation of SVPWM Technique for Seven-Phase VSI
Iteratioal Joural of Electroics ad Electrical Egieerig Vol., No. 4, December, 203 FPGA Implemetatio of SVPWM Techique for Seve-Phase VSI G. Reukadevi Dept. of Electrical ad Electroics Egieerig, Jeppiaar
More informationSuper J-MOS Low Power Loss Superjunction MOSFETs
Low Power Loss Superjuctio MOSFETs Takahiro Tamura Mutsumi Sawada Takayuki Shimato ABSTRACT Fuji Electric has developed superjuctio MOSFETs with a optimized surface desig that delivers lower switchig.
More informationTO DETERMINE THE NUMERICAL APERTURE OF A GIVEN OPTICAL FIBER. 2. Sunil Kumar 3. Varun Sharma 4. Jaswinder Singh
TO DETERMINE THE NUMERICAL APERTURE OF A GIVEN OPTICAL FIBER Submitted to: Mr. Rohit Verma Submitted By:. Rajesh Kumar. Suil Kumar 3. Varu Sharma 4. Jaswider Sigh INDRODUCTION TO AN OPTICAL FIBER Optical
More informationCross-Layer Performance of a Distributed Real-Time MAC Protocol Supporting Variable Bit Rate Multiclass Services in WPANs
Cross-Layer Performace of a Distributed Real-Time MAC Protocol Supportig Variable Bit Rate Multiclass Services i WPANs David Tug Chog Wog, Jo W. Ma, ad ee Chaig Chua 3 Istitute for Ifocomm Research, Heg
More informationHELIARC. THE FIRST NAME IN TIG.
HELIARC. THE FIRST NAME IN TIG. YOU AND HELIARC. NOT EVERYONE APPRECIATES THE BEAUTY OF A TRULY GREAT WELD. BUT YOU DO. YOU VE PUT IN THE YEARS AND MASTERED THE ART AND CRAFT OF GTAW (TIG). AND EVER SINCE
More informationA Simplified Method for Phase Noise Calculation
Poster: T-18 Simplified Method for Phase Noise Calculatio Massoud Tohidia, li Fotowat hmady* ad Mahmoud Kamarei Uiversity of Tehra, *Sharif Uiversity of Techology, Tehra, Ira Outlie Itroductio Prelimiary
More informationCHAPTER 5 A NEAR-LOSSLESS RUN-LENGTH CODER
95 CHAPTER 5 A NEAR-LOSSLESS RUN-LENGTH CODER 5.1 GENERAL Ru-legth codig is a lossless image compressio techique, which produces modest compressio ratios. Oe way of icreasig the compressio ratio of a ru-legth
More informationTwo-Dimensional Carrier Profiling by Scanning Tunneling Microscopy and Its Application to Advanced Device Development
Two-Dimesioal Carrier Profilig by Scaig Tuelig Microscopy ad Its Applicatio to Advaced Device Developmet Hideobu Fukutome (Mauscript received December 28, 2009) A high-resolutio two-dimesioal (2D) carrier
More informationAn Adaptive Image Denoising Method based on Thresholding
A Adaptive Image Deoisig Method based o Thresholdig HARI OM AND MANTOSH BISWAS Departmet of Computer Sciece & Egieerig Idia School of Mies, Dhabad Jharkad-86004 INDIA {hariom4idia, matoshb}@gmail.com Abstract
More informationA Miniaturized Non-ResonantLoaded Monopole Antenna for HF-VHF Band. Mehdi KarimiMehr, Ali Agharasouli
Iteratioal Joural of Scietific & Egieerig Research, Volume 8, Issue 4, April-017 109 ISSN 9-5518 A Miiaturized No-ResoatLoaded Moopole Atea for HF-VHF Bad Mehdi KarimiMehr, Ali Agharasouli Abstract I this
More informationThermal nodes Input1 2 o-- ---O Input2 3 o O Junction Temp o
CMOS NAND Gate with Juctio temperature moscadt CMOS NAND Gate with Juctio temperature Vdd 1 o *-------------------------* ----+ ---+ Thermal odes Iput1 o-----o Iput 3 o-------o Juctio Temp ----+ ---+ 6
More informationImprovement of Commutation Time in Matrix Converter
Iteratioal Joural of Scietific & Egieerig Research Volume 3, Issue 6, Jue-01 1 ISSN 9-5518 Improvemet of Commutatio Time i Matrix Coverter Idrajit Sarkar, Sumata Kumar Show, Prasid Syam Abstract Matrix
More informationImage Contrast Enhancement Using Histogram Modification Technique
Image Cotrast Ehacemet Usig Histogram Modificatio Techique Shekhar R. Suralkar 1, Atul H. Karode 2, Maali S. Rathi 3 1 Asso. Prof. (E&TC Dept.), SSBT s COET, Jalgao, Idia 2 Asst. Prof. (E&TC Dept.), SSBT
More informationThroughput/Delay Analysis of Spectrally Phase- Encoded Optical CDMA over WDM Networks
Throughput/Delay Aalysis of pectrally Phase- Ecoded Optical over etwors K. Putsri *,. ittichivapa * ad H.M.H.halaby ** * Kig Mogut s Istitute of Techology Ladrabag Departmet of Telecommuicatios Egieerig,
More informationTehrani N Journal of Scientific and Engineering Research, 2018, 5(7):1-7
Available olie www.jsaer.com, 2018, 5(7):1-7 Research Article ISSN: 2394-2630 CODEN(USA): JSERBR 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38
More informationA SELECTIVE POINTER FORWARDING STRATEGY FOR LOCATION TRACKING IN PERSONAL COMMUNICATION SYSTEMS
A SELETIVE POINTE FOWADING STATEGY FO LOATION TAKING IN PESONAL OUNIATION SYSTES Seo G. hag ad hae Y. Lee Departmet of Idustrial Egieerig, KAIST 373-, Kusug-Dog, Taejo, Korea, 305-70 cylee@heuristic.kaist.ac.kr
More informationA 1.2V High Band-Width Analog Multiplier in 0.18µm CMOS Technology
Iteratioal Review of Electrical Egieerig (I.R.E.E.), Vol. 5, N. March-pril 00.V High Bad-Width alog Multiplier i 0.8µm CMOS Techology mir Ebrahimi, Hossei Miar Naimi bstract alog multiplier is a importat
More informationCompact. CX-400 series. Advantages of switching to recommended replacements. Notes on using recommended replacements.
Iformatio of Discotiued Models Compact & geeral purpose photoelectric sesor Discotiued models Compact & geeral purpose photoelectric sesor Stoppig takig order date: 0, Sep, 05 Date of productio discotiuace:
More informationImage Denoising using Fast Bilateral Filter
Iteratioal Joural of Curret Egieerig ad Techology E-ISS 77 4106, P-ISS 347 5161 015IPRESSCO, All Rights Reserved Available at http://ipressco.com/category/ijcet Research Article Riku A Joseph * ad Maju
More informationECE 2201 PRELAB 4A MOSFET SWITCHING APPLICATIONS. Digital CMOS Logic Inverter
ECE 2201 PRELAB 4A MOSFET SWITCHING APPLICATIONS Digital CMOS Logic Iverter Had Aalysis P1. I the circuit of Fig. P41, estimate the roagatio delays t PLH ad t PHL usig the resistive switch model for each
More informationSelective Periodic Component Carrier Assignment Technique in LTE and LTE-A Systems
Selective Periodic Compoet Carrier Assigmet Techique i LTE ad LTE-A Systems Husu S. Narma ad Mohammed Atiquzzama School of Computer Sciece, Uiversity of Oklahoma, Norma, OK 73019 Email: {husu, atiq}@ou.edu
More informationLossless image compression Using Hashing (using collision resolution) Amritpal Singh 1 and Rachna rajpoot 2
Lossless image compressio Usig Hashig (usig collisio resolutio) Amritpal Sigh 1 ad Racha rajpoot 2 1 M.Tech.* CSE Departmet, 2 Departmet of iformatio techology Guru Kashi UiversityTalwadi Sabo, Bathida
More informationCOMPRESSION OF TRANSMULTIPLEXED ACOUSTIC SIGNALS
COMPRESSION OF TRANSMULTIPLEXED ACOUSTIC SIGNALS Mariusz Ziółko, Przemysław Sypka ad Bartosz Ziółko Departmet of Electroics, AGH Uiversity of Sciece ad Techology, al. Mickiewicza 3, 3-59 Kraków, Polad,
More informationPHY-MAC dialogue with Multi-Packet Reception
PHY-AC dialogue with ulti-packet Receptio arc Realp 1 ad Aa I. Pérez-Neira 1 CTTC-Cetre Tecològic de Telecomuicacios de Cataluya Edifici Nexus C/Gra Capità, - 0803-Barceloa (Cataluya-Spai) marc.realp@cttc.es
More informationA study on the efficient compression algorithm of the voice/data integrated multiplexer
A study o the efficiet compressio algorithm of the voice/data itegrated multiplexer Gyou-Yo CHO' ad Dog-Ho CHO' * Dept. of Computer Egieerig. KyiigHee Uiv. Kiheugup Yogiku Kyuggido, KOREA 449-71 PHONE
More informationCHAPTER 8 JOINT PAPR REDUCTION AND ICI CANCELLATION IN OFDM SYSTEMS
CHAPTER 8 JOIT PAPR REDUCTIO AD ICI CACELLATIO I OFDM SYSTEMS Itercarrier Iterferece (ICI) is aother major issue i implemetig a OFDM system. As discussed i chapter 3, the OFDM subcarriers are arrowbad
More informationBeam Pattern Scanning (BPS) versus Space-Time Block Coding (STBC) and Space-Time Trellis Coding (STTC)
It. J. Commuicatios, Network ad System Scieces, 2009, 6, 469-479 doi:10.4236/ijcs.2009.26051 Published Olie September 2009 (http://www.scirp.org/joural/ijcs/). 469 Beam Patter Scaig (BPS) versus Space-Time
More informationTitle of the Paper. Graphical user interface load flow solution of radial distribution network
/Iteratioal Coferece Papers: 201718 S.No. Dept. Name of the Staff Desigati o Title of the Paper /Coferece Area Graphical user iterface load flow solutio of radial distributio etwork Dr.G.Ravidraath Prof&
More informationA New Method for Traffic Prediction in Emerging Mobile Networks
Joural of Commuicatios Vol., No. 2, December 2 A New Method for Traffic Predictio i Emergig Mobile Networks Yuia Jia, Beili Wa, Liag Liag, Qia Zhao, Yu Zhag, ad Liag Tag2 College of Commuicatio Egieerig,
More informationThe Detection of Abrupt Changes in Fatigue Data by Using Cumulative Sum (CUSUM) Method
Proceedigs of the th WSEAS Iteratioal Coferece o APPLIED ad THEORETICAL MECHANICS (MECHANICS '8) The Detectio of Abrupt Chages i Fatigue Data by Usig Cumulative Sum (CUSUM) Method Z. M. NOPIAH, M.N.BAHARIN,
More informationOPTIMIZATION OF RNS FIR FILTERS FOR 6-INPUTS LUT BASED FPGAS
OPTIMIZATION OF RNS FIR FILTERS FOR 6-INPUTS LUT BASED FPGAS G.C. Cardarilli, M. Re, A. Salsao Uiversity of Rome Tor Vergata Departmet of Electroic Egieerig Via del Politecico 1 / 00133 / Rome / ITAL {marco.re,
More informationSubcarriers and Bits Allocation in Multiuser Orthogonal Frequency Division Multiplexing System
Sesors & Trasducers, Vol. 168, Issue 4, April 014, pp. 10-15 Sesors & Trasducers 014 by IFSA Publishig, S. L. http://www.sesorsportal.com Subcarriers ad Bits Allocatio i Multiuser Orthogoal Frequecy Divisio
More informationA New Implementation for a 2 n 1 Modular Adder Through Carbon Nanotube Field Effect Transistors
April 2015, Volume 2, Number 2 (pp. 129 139) http://www.jcomsec.org Joural of Computig ad Security A New Implemetatio for a 2 1 Modular Adder Through Carbo Naotube Field Effect Trasistors Seyyed Ashka
More informationNonlinear System Identification Based on Reduced Complexity Volterra Models Guodong Jin1,a* and Libin Lu1,b
6th Iteratioal Coferece o Electroics, Mechaics, Culture ad Medicie (EMCM 205) Noliear System Idetificatio Based o Reduced Complexity Volterra Models Guodog Ji,a* ad Libi Lu,b Xi a research istitute of
More information